PIC12Fxxx Instruction Set

Ing. Zbyněk Bureš, Ph.D. zbynek.bures@unob.cz RNDr. Vojtěch Krmíček vojtec@ics.muni.cz

18.2.2011

PV172 Spring 2009

Instruction set

PV172 Spri

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
đ	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

Byte-oriented file register operations									
13	8	7	6		0				
OPCODE		d		f (FILE #)					
d = 0 for destination W d = 1 for destination f f = 7-bit file register address									
Bit-oriented file re	egist	ter op	erat	ions					
13	10	9	7	6	0				
OPCODE		b (Bl	T #)	f (FILE #)					
b = 3-bit bit a f = 7-bit file re Literal and contro General	egist	er ado		5					
13		8	7		0				
OPCODE		0	-	k (literal)					
k = 8-bit imm	edia	te val	ue						
CALL and GOTO instructions only									
13 11 10 0									
OPCODE k (literal)									
k = 11-bit immediate value									

Byte operations

Mnemonic,		Decorintion	Civalas	14-Bit Opcode		•	Status	Notes	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

Bit operations

	BIT-ORIENTED FILE REGISTER OPERATIONS								
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3

Literal and control operations

LITERAL AND CONTROL OPERATIONS								
ADDLW	k	Add literal and W	1	11	111x kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001 kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000 0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000 kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000 0000	1001		
RETLW	k	Return with literal in W	2	11	01xx kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000 0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000 0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010 kkkk	kkkk	Z	

Data moving operations

MOVLW	Move Literal to W	MOVF	Move f
Syntax:	[<i>label</i>] MOVLW k	Syntax:	[<i>label</i>] MOVF f,d
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq f \leq 127$
Operation:	$k \rightarrow (W)$		d ∈ [0,1]
Status Affected:	None	Operation:	$(f) \rightarrow (destination)$
Description:	The eight-bit literal 'k' is loaded	Status Affected:	Z
·	into W register. The don't cares will assemble as 0's.	Description:	The contents of register f are moved to a destination dependant upon the status of d. If d = 0,
MOVWE	Move W to f		destination is W register. If $d = 1$,

the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

Syntax:

Operands:

Operation:

Description:

Status Affected:

[label] MOVWF

Move data from W register to

 $0 \leq f \leq 127$

 $(W) \rightarrow (f)$

register 'f'.

None

f

Data moving operations (cont.)

CLRF	Clear f	
Syntax:	[<i>label</i>] CLRF f	
Operands:	$0 \leq f \leq 127$	
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	\leq
Description:	The contents of register 'f' are cleared and the Z bit is set.	

CLRW	Clear W
Syntax:	[<i>label</i>] CLRW
Operands:	None
Operation:	$00h \rightarrow (W)$
	$1 \rightarrow Z$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

Arithmetic operations

ADDLW	Add Literal and W		SUBLW	Subtract W from Literal
Syntax:	[/abe/] ADDLW k		Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$		Operands:	$0 \le k \le 255$
Operation:	$(W) \textbf{+} k \to (W)$	/ /	Operation:	$k \text{ - } (W) \to (W)$
Status Affected:	C, DC, Z		Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.		Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.
ADDWF	Add W and f		SUBWF	Subtract W from f
Syntax:	[<i>label</i>] ADDWF f,d			
Operands:	$0 \le f \le 127$		Syntax:	[<i>label</i>] SUBWF f,d
Operation:	$d \in [0,1]$ (W) + (f) \rightarrow (destination)	/ 	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Status Affected:	C, DC, Z		Operation:	(f) - (W) \rightarrow (destination)
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result		Status Affected:	C, DC, Z
	is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.		Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is

18.2.2011

stored back in register 'f'.

Arithmetic operations (cont.)

DECF	Decrement f	
Syntax:	[<i>label</i>] DECF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	
Operation:	(f) - 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

INCF	Increment f							
Syntax:	[<i>label</i>] INCF f,d							
Operands:	$0 \le f \le 127$ d $\in [0,1]$							
Operation:	(f) + 1 \rightarrow (destination)							
Status Affected:	Z							
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.							

Logic operations

ANDLW	AND Literal with W		IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] ANDLW k		Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$		Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)		Operation:	$(W) \ .OR. \ k \to (W)$
Status Affected:	Z		Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.		Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.
ANDWF	AND W with f		IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] ANDWF f,d		Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(W) .AND. (f) \rightarrow (destination)		Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z		Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	Spŕi <u>n</u>	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

Logic operations (cont.)

XORLW	Exclusive OR Literal with W		XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORLW k		Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \leq k \leq 255$		Operands:	$0 \leq f \leq 127$
Operation:	(W) .XOR. $k \rightarrow (W)$			d ∈ [0,1]
Status Affected:	Z	/	Operation:	(W) .XOR. (f) \rightarrow (destination)
Description:	The contents of the W register		Status Affected:	Z
	are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.		Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W
				register. If 'd' is 1, the result is stored back in register 'f'.
COMF	Complement f			
Syntax:	[<i>label</i>] COMF f,d			
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]			
Operation:	$(\overline{f}) \rightarrow (destination)$			
Status Affected:	Z			
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.			

Rotation operations

RLF	Rotate Left f through Carry	
Syntax:	[<i>label</i>] RLF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.	
	C Register f	

RRF	Rotate Right f through Carry				
Syntax:	[<i>label</i>] RRF f,d				
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.				



Conditional jumps

BTFSS	Bit Test f, Skip if Set		BTFSC	Bit Test, Skip if Clear	
Syntax:	[<i>label</i>] BTFSS f,b		Syntax:	[<i>label</i>] BTFSC f,b	_
Operands:	$0 \le f \le 127$ $0 \le b < 7$		Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	
Operation:	skip if (f) = 1		Operation:	skip if (f) = 0	
Status Affected:	None	/	Status Affected:	None	
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction.		Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.	
INCFSZ	Increment f, Skip if 0		DECFSZ	Decrement f, Skip if 0	
Syntax:	[<i>label</i>] INCFSZ f,d		Syntax:	[<i>label</i>] DECFSZ f,d	
Syntax: Operands:	$ \begin{array}{ll} \textit{[label]} & \textit{INCFSZ} & \textit{f,d} \\ 0 \leq f \leq 127 \\ d \in [0,1] \end{array} $	/	Syntax: Operands:	· · ·	
-	0 ≤ f ≤ 127		-	[<i>label</i>] DECFSZ f,d $0 \le f \le 127$	
Operands:	$0 \le f \le 127$ $d \in [0,1]$ (f) + 1 \rightarrow (destination),		Operands:	[<i>label</i>] DECFSZ f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (destination);	

Unconditional jumps

GOTO	Unconditional Branch				
Syntax:	[<i>label</i>] GOTO k				
Operands:	$0 \leq k \leq 2047$				
Operation:	$k \rightarrow \text{PC}<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.				

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

Returns

RETURN	Return from Subroutine	RETLW	Return with Literal in W
Syntax:	[label] RETURN	Syntax:	[<i>label</i>] RETLW k
Operands:	None	Operands:	$0 \le k \le 255$
Operation:	$TOS \to PC$	Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$
Status Affected:	None	Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	Description:	The W register is loaded with th eight-bit literal 'k'. The program counter is loaded from the top o the stack (the return address). This is a two-cycle instruction.

RETFIE	Return from Interrupt	
Syntax:	[<i>label</i>] RETFIE	
Operands:	None	
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	
Status Affected:	None	

Other instructions

NOP	No Operation	SLEEP	
Syntax:	[<i>label</i>] NOP	Syntax:	[<i>label</i>] SLEEP
Operands:	None	Operands:	None
Operation:	No operation	Operation:	00h \rightarrow WDT,
Status Affected:	None		$0 \rightarrow WDT$ prescaler, 1 $\rightarrow TO$.
Description:	No operation.		$0 \rightarrow \overline{PD}$
		Status Affected:	TO, PD
CLRWDT	Clear Watchdog Timer	Description:	The power-down STATUS bit,
Syntax:	[<i>label</i>] CLRWDT		PD is cleared. Time-out STATUS bit, TO is set. Watchdog Timer
Operands:	None		and its prescaler are cleared.
Operation:	$\text{00h} \rightarrow \text{WDT}$		The processor is put into SLEEP
	$0 \rightarrow WDT$ prescaler,		mode with the oscillator stopped.
	$\begin{array}{c} 1 \rightarrow \underline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$		
Status Affected:	TO, PD		
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler <u>of</u> the WDT. STATUS bits TO and PD are set.		