

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface



## **Chapter 1**

#### **Computer Abstractions and Technology**

## **The Computer Revolution**

- Progress in computer technology
  - Underpinned by Moore's Law
- Makes novel applications feasible
  - Computers in automobiles
  - Cell phones
  - Human genome project
  - World Wide Web
  - Search Engines
- Computers are pervasive

## **Classes of Computers**

- Desktop computers
  - General purpose, variety of software
  - Subject to cost/performance tradeoff
- Server computers
  - Network based
  - High capacity, performance, reliability
  - Range from small servers to building sized
- Embedded computers
  - Hidden as components of systems
  - Stringent power/performance/cost constraints

#### **The Processor Market**



Chapter 1 — Computer Abstractions and Technology — 4

## What You Will Learn

- How programs are translated into the machine language
  - And how the hardware executes them
- The hardware/software interface
- What determines program performance
  - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

# **Understanding Performance**

- Algorithm
  - Determines number of operations executed
- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- I/O system (including OS)
  - Determines how fast I/O operations are executed

# **Below Your Program**

- Application software
  - Written in high-level language
- System software



- Compiler: translates HLL code to machine code
- Operating System: service code
  - Handling input/output
  - Managing memory and storage
  - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers



# **Levels of Program Code**

#### High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data



# **Components of a Computer**





- Same components for all kinds of computer
  - Desktop, server, embedded

#### Input/output includes

- User-interface devices
  - Display, keyboard, mouse
- Storage devices
  - Hard disk, CD/DVD, flash
- Network adapters
  - For communicating with other computers

#### **Anatomy of a Computer**



## Anatomy of a Mouse

- Optical mouse
  - LED illuminates desktop
  - Small low-res camera
  - Basic image processor
    - Looks for x, y movement
  - Buttons & wheel
- Supersedes roller-ball mechanical mouse







Chapter 1 — Computer Abstractions and Technology — 12

### **Opening the Box**





# Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
  - Cache memory
    - Small fast SRAM memory for immediate access to data



#### **Inside the Processor**

#### AMD Barcelona: 4 processor cores





Chapter 1 — Computer Abstractions and Technology — 15

#### **Abstractions**

#### **The BIG Picture**

- Abstraction helps us deal with complexity
   Hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
- Application binary interface
  - The ISA plus system software interface
- Implementation
  - The details underlying and interface

#### A Safe Place for Data

- Volatile main memory
  - Loses instructions and data when power off
- Non-volatile secondary memory
  - Magnetic disk
  - Flash memory
  - Optical disk (CDROM, DVD)











#### **Networks**

- Communication and resource sharing
- Local area network (LAN): Ethernet
  - Within a building
- Wide area network (WAN: the Internet)
- Wireless network: WiFi, Bluetooth





# **Technology Trends**

- Electronics technology continues to evolve
  - Increased capacity and performance
  - Reduced cost



DRAM capacity

Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2005	Ultra large scale IC	6,200,000,000

## **Defining Performance**

#### Which airplane has the best performance?



#### **Response Time and Throughput**

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
  - How are response time and throughput affected by
    - Replacing the processor with a faster version?
    - Adding more processors?
  - We'll focus on response time for now...

#### **Relative Performance**

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

Performance<sub>x</sub>/Performance<sub>y</sub>

= Execution time<sub>Y</sub>/Execution time<sub>X</sub> = n

Example: time taken to run a program

- 10s on A, 15s on B
- Execution Time<sub>B</sub> / Execution Time<sub>A</sub>
   = 15s / 10s = 1.5
- So A is 1.5 times faster than B

# **Measuring Execution Time**

#### Elapsed time

- Total response time, including all aspects
   Processing, I/O, OS overhead, idle time
- Determines system performance
- CPU time
  - Time spent processing a given job
    - Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance

# **CPU Clocking**

Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle

e.g., 250ps = 0.25ns = 250×10<sup>-12</sup>s

Clock frequency (rate): cycles per second

e.g., 4.0GHz = 4000MHz = 4.0×10<sup>9</sup>Hz

Chapter 1 — Computer Abstractions and Technology — 24

#### **CPU Time**

```
CPU Time = CPU Clock Cycles × Clock Cycle Time
```

CPU Clock Cycles Clock Rate

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count

#### **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$

$$= 10s \times 2GHz = 20 \times 10^{9}$$

$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$

Chapter 1 — Computer Abstractions and Technology — 26

#### **Instruction Count and CPI**

Clock Cycles = Instruction Count × Cycles per Instruction

CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count × CPI

**Clock Rate** 

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

# **CPI Example**

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
\begin{array}{l} \mathsf{CPU\,Time}_{\mathsf{A}} = \mathsf{Instruction\,Count} \times \mathsf{CPI}_{\mathsf{A}} \times \mathsf{Cycle\,Time}_{\mathsf{A}} \\ = \mathsf{I} \times 2.0 \times 250 \mathsf{ps} = \mathsf{I} \times 500 \mathsf{ps} & & \mathsf{A} \mathsf{is\,faster...} \\ \mathsf{CPU\,Time}_{\mathsf{B}} = \mathsf{Instruction\,Count} \times \mathsf{CPI}_{\mathsf{B}} \times \mathsf{Cycle\,Time}_{\mathsf{B}} \\ = \mathsf{I} \times 1.2 \times 500 \mathsf{ps} = \mathsf{I} \times 600 \mathsf{ps} \\ \hline \mathsf{CPU\,Time}_{\mathsf{A}} = \frac{\mathsf{I} \times 600 \mathsf{ps}}{\mathsf{I} \times 500 \mathsf{ps}} = 1.2 & & \mathsf{...by\,this\,much} \end{array}
```

#### **CPI in More Detail**

If different instruction classes take different numbers of cycles

Clock Cycles = 
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI



## **CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
  - Clock Cycles
     = 2×1 + 1×2 + 2×3
     = 10
  - Avg. CPI = 10/5 = 2.0

Sequence 2: IC = 6

# **Performance Summary**

#### **The BIG Picture**



#### Performance depends on

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, T<sub>c</sub>

#### **Power Trends**



#### In CMOS IC technology



# **Reducing Power**

- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{new}}{P_{old}} = \frac{C_{old} \times 0.85 \times (V_{old} \times 0.85)^2 \times F_{old} \times 0.85}{C_{old} \times V_{old}^2 \times F_{old}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat
- How else can we improve performance?

## **Uniprocessor Performance**





#### **Multiprocessors**

- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization

## **Manufacturing ICs**



Yield: proportion of working dies per wafer

Chapter 1 — Computer Abstractions and Technology — 36

#### **AMD Opteron X2 Wafer**



X2: 300mm wafer, 117 chips, 90nm technologyX4: 45nm technology



Cost per die = 
$$\frac{1}{\text{Dies per waler}}$$
  
Dies per wafer × Yield  
Dies per wafer ≈ Wafer area/Die area  
Yield =  $\frac{1}{(1+(\text{Defects per area × Die area/2))^2}}$ 

#### Nonlinear relation to area and defect rate

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design

## **SPEC CPU Benchmark**

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, …

#### SPEC CPU2006

- Elapsed time to execute a selection of programs
   Negligible I/O, so focuses on CPU performance
- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios
  - CINT2006 (integer) and CFP2006 (floating-point)



#### CINT2006 for Opteron X4 2356

Name	Description	IC×10 <sup>9</sup>	CPI	Tc (ns)	Exec time	Ref time	SPECratio
perl	Interpreted string processing	2,118	0.75	0.40	637	9,777	15.3
bzip2	Block-sorting compression	2,389	0.85	0.40	817	9,650	11.8
gcc	GNU C Compiler	1,050	1.72	0.47	24	8,050	11.1
mcf	Combinatorial optimization	336	10.00	0.40	1,345	9,120	6.8
go	Go game (AI)	1,658	1.09	0.40	721	10,490	14.6
hmmer	Search gene sequence	2,783	0.80	0.40	890	9,330	10.5
sjeng	Chess game (AI)	2,176	0.96	0.48	37	12,100	14.5
libquantum	Quantum computer simulation	1,623	1.61	0.40	1,047	20,720	19.8
h264avc	Video compression	3,102	0.80	0.40	993	22,130	22.3
omnetpp	Discrete event simulation	587	2.94	0.40	690	6,250	9.1
astar	Games/path finding	1,082	1.79	0.40	773	7,020	9.1
xalancbmk	XML parsing	1,058	2.70	0.40	1,143	6,900	6.0
Geometric mean					11.7		

High cache miss rates



#### **SPEC Power Benchmark**

Power consumption of server at different workload levels

- Performance: ssj\_ops/sec
- Power: Watts (Joules/sec)

$$Overall ssj_ops per Watt = \left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$



# SPECpower\_ssj2008 for X4

Target Load %Performance (ssj_ops/sec)		Average Power (Watts)
100%	231,867	295
90%	211,282	286
80%	185,803	275
70%	163,427	265
60%	140,160	256
50%	118,324	246
40%	920,35	233
30%	70,500	222
20%	47,126	206
10%	23,066	180
0%	0	141
Overall sum	1,283,590	2,605
∑ssj_ops/ ∑power		493

Chapter 1 — Computer Abstractions and Technology — 42

#### Pitfall: Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance



- Example: multiply accounts for 80s/100s
  - How much improvement in multiply performance to get 5× overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

Chapter 1 — Computer Abstractions and Technology — 43

# Fallacy: Low Power at Idle

- Look back at X4 power benchmark
  - At 100% load: 295W
  - At 50% load: 246W (83%)
  - At 10% load: 180W (61%)
- Google data center
  - Mostly operates at 10% 50% load
  - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

#### **Pitfall: MIPS as a Performance Metric**

MIPS: Millions of Instructions Per Second

- Doesn't account for
  - Differences in ISAs between computers
  - Differences in complexity between instructions



CPI varies between programs on a given CPU



# **Concluding Remarks**

- Cost/performance is improving
  - Due to underlying technology development
- Hierarchical layers of abstraction
  - In both hardware and software
- Instruction set architecture
  - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
  - Use parallelism to improve performance

#### **Exercises**

- Answer the following two exercises, and send your answers to the email address listed below xamiri@fi.muni.cz
- Deadline is March 4<sup>th</sup>



#### **Exercise 1**

The following table shows the number of instructions for a program.

Arith	Store	Load	Branch	Total
500	50	100	50	700

- Assuming that arith instructions take 1 cycle, load and store 5 cycles and branch 2 cycles, what is the execution time of the program in a 2 GHz processor?
- Find the CPI for the program.



#### **Exercise 2**

Consider two different implementations of the same instruction set architecture, P1 and P2. Processor P1 runs on a clock rate of 1.5 GHz and P2 runs on 2.0 GHz. There are four classes of instructions, A, B, C, and D. The CPIs of each implementation are given in the following table.

	Class A	Class B	Class C	Class D
CPIs of P1	1	2	3	4
CPIs of P2	2	2	2	2
Frequency	10%	10%	50%	30%

Given a program with 10<sup>6</sup> instructions divided into the four classes according to the frequencies in the above table, which implementation is faster? How much?