
PIC12F629 / 675 EEPROM

Vojtěch Krmíček vojtec@ics.muni.cz

Package

Device	Program Memory	Data Memory		· I/O	10-bit A/D	C	Timers
	FLASH (words)	SRAM (bytes)	EEPROM (bytes)	1/0	(ch)	Comparators	8/16-bit
PIC12F629	1024	64	128	6	_	1	1/1
PIC12F675	1024	64	128	6	4	1	1/1



EEPROM - Basics

- Readable and writable during normal voltage,
- memory is not directly accessible, it's mapped in the register file space,
- there are four control registers:
 EECON1, EECON2, EEDATA, EEADR
- address range from 0h to 7Fh
- interrupt on write complete (EEIF)

Registers Eeprom

REGISTER 8-1: EEDAT — EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| – | | | | | | | |

bit 7

bit 7-0 **EEDATn**: Byte value to write to or read from Data EEPROM

REGISTER 8-2: EEADR — EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

U-0	R/W-0						
_	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0

bit 7 bit 0

bit 7 Unimplemented: Should be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations for EEPROM Read/Write Operation

Registers Eeprom (cont.)

REGISTER 8-3: EECON1 — EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
_	_	_	_	WRERR	WREN	WR	RD
bit 7	•	-					bit 0

bit 7-4 Unimplemented: Read as '0'

bit 3 WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during

normal operation or BOD detect) o = The write operation completed

bit 2 WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the data EEPROM

bit 1 WR: Write Control bit

1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.)

0 = Write cycle to the data EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software).

0 = Does not initiate an FFPROM read

Read sequence

```
bsf STATUS,RPO ;Bank 1
movlw ADDRESS ;
movwf EEADR ;Address to read
bsf EECON1,RD ;EE Read
movf EEDATA,W ;Move data to W
```

Write sequence

```
bsf
           STATUS, RPO; Bank 1
           <value>
movlw
                            ; Data to write
movwf
           EEDATA
movlw
           <address>
                            ; Address to write
movwf
           EEADR
bsf
           EECON1, WREN; Enable write
           INTCON, GIE
                            ; Disable INTs
bcf
                            ; Unlock write
           0x55
           EECON2
          0xAA
bsf
           EECON1, WR
                            ; Start the write
Loop:
     btfsc EECON1, WR ; Waiting until
                            ; write is finished
                Loop
     goto
           INTCON, GIE
                            ; Enable INTS
bsf
```

Verify sequence

```
bcf
                      ;Bank 0
        STATUS, RPO
                      ; Any code
                      ; Bank 1 READ
bsf
        STATUS, RPO
                      ; EEDATA not
        EEDATA, W
movf
    changed from previous write
        EECON1, RD
bsf
                      ; <Y>, Read the
                      ; value written
xorwf
        EEDATA, W
btfss
        STATUS, Z
                      ; Is data the same
                      ; <N> handle error
goto
        WRITE ERR
                      ; <Y>, continue
```

EEPROM Registers

TABLE 8-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other RESETS
0Ch	PIR1	EEIF	ADIF	_	_	CMIF	_	_	TMR1IF	00 00	00 00
9Ah	EEDATA	EEPROM	EPROM Data Register							0000 0000	0000 0000
9Bh	EEADR	_	EEPROM Address Register							-000 0000	-000 0000
9Ch	EECON1	_	_		_	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2 ⁽¹⁾	EEPROM	1 Control F	Register 2							

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', <math>q = value depends upon condition.

Shaded cells are not used by Data EEPROM module.

Note 1: EECON2 is not a physical register.