

A/D Converter and Comparator


PIC 12F675

Zdeněk Matěj
72963@mail.muni.cz

A/D Converter

- ▶ Conversion of an analog input signal to a 10-bit binary representation of that signal
- ▶ PIC 12F675 has 4 ADC (multiplexed)
- ▶ Generates interrupt (ADIF)

A/D block diagram



A/D - ANSEL

REGISTER 7-2: ANSEL — ANALOG SELECT REGISTER (ADDRESS: 9Fh)

	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1
	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0
	bit 7							bit 0
bit 7	Unimplemented: Read as '0'.							
bit 6-4	ADCS<2:0>: A/D Conversion Clock Select bits							
	000 = Fosc/2							
	001 = Fosc/8							
	010 = Fosc/32							
	x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)							
	100 = Fosc/4							
	101 = Fosc/16							
	110 = Fosc/64							
bit 3-0	ANS3:ANS0: Analog Select bits							
	(Between analog or digital function on pins AN<3:0>, respectively.)							
	1 = Analog input; pin is assigned as analog input ⁽¹⁾							
	0 = Digital I/O; pin is assigned to port or special function							
	Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change. The corresponding TRISIO bit must be set to Input mode in order to allow external control of the voltage on the pin.							

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock Source (TAD)		Device Frequency			
Operation	ADCS2:ADCS0	20 MHz	5 MHz	4 MHz	1.25 MHz
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.6 µs
4 TOSC	100	200 ns ⁽²⁾	800 ns ⁽²⁾	1.0 µs ⁽²⁾	3.2 µs
8 TOSC	001	400 ns ⁽²⁾	1.6 µs	2.0 µs	6.4 µs
16 TOSC	101	800 ns ⁽²⁾	3.2 µs	4.0 µs	12.8 µs ⁽³⁾
32 TOSC	010	1.6 µs	6.4 µs	8.0 µs ⁽³⁾	25.6 µs ⁽³⁾
64 TOSC	110	3.2 µs	12.8 µs ⁽³⁾	16.0 µs ⁽³⁾	51.2 µs ⁽³⁾
A/D RC	x11	2 - 6 µs ^(1,4)	2 - 6 µs ^(1,4)	2 - 6 µs ^(1,4)	2 - 6 µs ^(1,4)

Legend: Shaded cells are outside of recommended range.

Note 1: The A/D RC source has a typical TAD time of 4 µs for VDD > 3.0V.

Note 2: These values violate the minimum required TAD time.

Note 3: For faster conversion times, the selection of another clock source is recommended.

Note 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during SLEEP.

A/D – ADCON0

REGISTER 7-1: ADCON0 — A/D CONTROL REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	VCFG	—	—	CHS1	CHS0	GO/DONE	ADON
bit 7						bit 0	


- bit 7 **ADFM:** A/D Result Formed Select bit
 1 = Right justified
 0 = Left justified
- bit 6 **VCFG:** Voltage Reference bit
 1 = VREF pin
 0 = VDD
- bit 5-4 **Unimplemented:** Read as zero
- bit 3-2 **CHS1:CHS0:** Analog Channel Select bits
 00 = Channel 00 (AN0)
 01 = Channel 01 (AN1)
 10 = Channel 02 (AN2)
 11 = Channel 03 (AN3)
- bit 1 **GO/DONE:** A/D Conversion Status bit
 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
 This bit is automatically cleared by hardware when the A/D conversion has completed.
 0 = A/D conversion completed/not in progress
- bit 0 **ADON:** A/D Conversion STATUS bit
 1 = A/D converter module is operating
 0 = A/D converter is shut-off and consumes no operating current

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

A/D – output registers

FIGURE 7-2: 10-BIT A/D RESULT FORMAT



A/D – example (without INT)

```
//A/D init
//ADCS2 ADCS1 ADCS0 ANS3 ANS2 ANS1 ANS0
ANSEL=0b1100001;

//ADFM VCFG -- CHS1 CHS0 GO/DONE ADON
ADCON0=0b00000000;

ADON=1; //ENABLE A/D convertor

GODONE=1; //start

if (GODONE==0) {data=ADRESH;} //data rdy
```

Comparator

- ▶ The PIC12F629/675 devices have one analog comparator
- ▶ Compare two analog values
- ▶ On GP0 and GP1 are inputs to the comparator
- ▶ GP2 can be the comparator output
- ▶ Generates interrupt (CMIF)

Comparator - CMCON

REGISTER 6-1: CMCON — COMPARATOR CONTROL REGISTER (ADDRESS: 19h)

	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	COUT	—	CINV	CIS	CM2	CM1	CM0
	bit 7							bit 0

bit 7 **Unimplemented:** Read as '0'

bit 6 **COUT:** Comparator Output bit
When CINV = 0:
 1 = $V_{IN+} > V_{IN-}$
 0 = $V_{IN+} < V_{IN-}$
When CINV = 1:
 1 = $V_{IN+} < V_{IN-}$
 0 = $V_{IN+} > V_{IN-}$

bit 5 **Unimplemented:** Read as '0'

bit 4 **CINV:** Comparator Output Inversion bit
 1 = Output inverted
 0 = Output not inverted

bit 3 **CIS:** Comparator Input Switch bit
When CM2:CM0 = 110 or 101:
 1 = V_{IN-} connects to $CIN+$
 0 = V_{IN-} connects to $CIN-$

bit 2-0 **CM2:CM0:** Comparator Mode bits
 Figure 6-2 shows the Comparator modes and CM2:CM0 bit settings

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Comparator – operation modes


FIGURE 6-2: COMPARATOR I/O OPERATING MODES

<p>Comparator Reset (POR Default Value - low power) CM2:CM0 = 000</p> <p>GP1/CIN- A GP0/CIN+ A GP2/COUT D</p>	<p>Comparator Off (Lowest power) CM2:CM0 = 111</p> <p>GP1/CIN- D GP0/CIN+ D GP2/COUT D</p>
<p>Comparator without Output CM2:CM0 = 010</p> <p>GP1/CIN- A GP0/CIN+ A GP2/COUT D</p>	<p>Comparator w/o Output and with Internal Reference CM2:CM0 = 100</p> <p>GP1/CIN- A GP0/CIN+ D GP2/COUT D</p>
<p>Comparator with Output and Internal Reference CM2:CM0 = 011</p> <p>GP1/CIN- A GP0/CIN+ D GP2/COUT D</p>	<p>Multiplexed Input with Internal Reference and Output CM2:CM0 = 101</p> <p>GP1/CIN- A GP0/CIN+ A GP2/COUT D</p>
<p>Comparator with Output CM2:CM0 = 001</p> <p>GP1/CIN- A GP0/CIN+ A GP2/COUT D</p>	<p>Multiplexed Input with Internal Reference CM2:CM0 = 110</p> <p>GP1/CIN- A GP0/CIN+ A GP2/COUT D</p>
<p>A = Analog Input, ports always reads '0' D = Digital Input CIS = Comparator Input Switch (CMCON<3>)</p>	

TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
$V_{IN-} > V_{IN+}$	0	0
$V_{IN-} < V_{IN+}$	0	1
$V_{IN-} > V_{IN+}$	1	1
$V_{IN-} < V_{IN+}$	1	0

FIGURE 6-1: SINGLE COMPARATOR



Comparator – voltage reference

- ▶ The voltage reference can output 32 distinct voltage levels

REGISTER 6-2: VRCON — VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	—	VRR	—	VR3	VR2	VR1	VR0
	bit 7							bit 0

bit 7 **VREN:** CVREF Enable bit
1 = CVREF circuit powered on
0 = CVREF circuit powered down, no IDD drain

bit 6 **Unimplemented:** Read as '0'

bit 5 **VRR:** CVREF Range Selection bit
1 = Low range
0 = High range


bit 4 **Unimplemented:** Read as '0'

bit 3-0 **VR3:VR0:** CVREF value selection $0 \leq VR [3:0] \leq 15$
When VRR = 1: $CVREF = (VR3:VR0 / 24) * VDD$
When VRR = 0: $CVREF = VDD/4 + (VR3:VR0 / 32) * VDD$

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Comparator – voltage reference



Comparator - example

```
//init  
// - COUT - CINV CIS CM2 CM1 CM0  
CMCON=0;  
  
output=COUT;
```

References

Source:

<http://ww1.microchip.com/downloads/en/devicedoc/41190c.pdf>

