# Design of Digital Systems II Number Systems and Codes 

Moslem Amiri, Václav Přenosil

Embedded Systems Laboratory<br>Faculty of Informatics, Masaryk University<br>Brno, Czech Republic<br>amiri@mail.muni.cz<br>prenosil@fi.muni.cz

September, 2012

## Introduction

- Digital systems are built from circuits that process binary digits
- A digital system designer must establish some correspondence between binary digits processed by digital circuits and real-life numbers, events, and conditions


## Positional Number Systems

- Positional number system
- In such a system, a number is represented by a string of digits, where each digit position has an associated weight
- Value of a number is a weighted sum of digits

$$
\begin{gathered}
d_{1} d_{0} \cdot d_{-1} d_{-2}=d_{1} \cdot 10^{1}+d_{0} \cdot 10^{0}+d_{-1} \cdot 10^{-1}+d_{-2} \cdot 10^{-2} \\
5185.68=5 \cdot 1000+1 \cdot 100+8 \cdot 10+5 \cdot 1+6 \cdot 0.1+8 \cdot 0.01
\end{gathered}
$$

Here, 10 is base or radix of number system

- Radix may be any integer $r \geq 2$
- A digit in position $i$ has weight $r^{i}$

$$
d_{p-1} d_{p-2} \cdots d_{\substack{\uparrow \\ \text { radix point }}}^{d_{0} \cdot d_{-1} d_{-2} \cdots d_{-n}}=\sum_{i=-n}^{p-1} d_{i} \cdot r^{i}
$$

- High-order or most significant digit $=$ the leftmost digit
- Low-order or least significant digit $=$ the rightmost digit
- Binary radix is normally used to represent numbers in a digital system

$$
b_{p-1} b_{p-2} \cdots b_{1} b_{0} \cdot b_{-1} b_{-2} \cdots b_{-n}=\sum_{i=-n}^{p-1} b_{i} \cdot 2^{i}
$$

- High-order or most significant bit (MSB) = the leftmost bit - Low-order or least significant bit (LSB) $=$ the rightmost digit
- Example $101.001_{2}=1 \cdot 4+0 \cdot 2+1 \cdot 1+0 \cdot 0.5+0 \cdot 0.25+1 \cdot 0.125=5.125_{10}$


## Octal and Hexadecimal Numbers

- Radices 8 and 16 provide convenient shorthand representations for multibit numbers in a digital system
- Used for documentation or other purposes
- Octal number system
- Uses radix 8
- Needs 8 digits, so it uses digits $0-7$ of decimal system
- Hexadecimal number system
- Uses radix 16
- Needs 16 digits, so it supplements decimal digits $0-9$ with letters $A-F$

Table 1: Binary, decimal, octal, and hexadecimal numbers.

| Binary | Decimal | Octal | 3-Bit <br> String | Hexadecimal | 4-Bit <br> String |
| ---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 000 | 0 | 0000 |
| 1 | 1 | 1 | 001 | 1 | 0001 |
| 10 | 2 | 2 | 010 | 2 | 0010 |
| 11 | 3 | 3 | 011 | 3 | 0011 |
| 100 | 4 | 4 | 100 | 4 | 0100 |
| 101 | 5 | 5 | 101 | 5 | 0101 |
| 110 | 6 | 6 | 110 | 6 | 0110 |
| 111 | 7 | 7 | 111 | 7 | 0111 |
| 1000 | 8 | 10 | - | 8 | 1000 |
| 1001 | 9 | 11 | - | 9 | 1001 |
| 1010 | 10 | 12 | - | A | 1010 |
| 1011 | 11 | 13 | - | B | 1011 |
| 1100 | 12 | 14 | - | C | 1100 |
| 1101 | 13 | 15 | - | D | 1101 |
| 1110 | 14 | 16 | - | E | 1110 |
| 1111 | 15 | 17 | - | F | 1111 |

## Octal and Hexadecimal Numbers

- Binary-to-octal conversion
- Starting at binary point and working left, separate bits into groups of three and replace each group with corresponding octal digit
- Add zeros on left to make total number of bits a multiple of 3 if required $11101101110101001_{2}=011101101110101001_{2}=355651_{8}$
- Binary-to-hexadecimal conversion
- Similar to binary-to-octal conversion, except groups of four bits are used
- Add zeros on left to make total number of bits a multiple of 4 if required

$$
11101101110101001_{2}=00011101101110101001_{2}=1 D B A 9_{16}
$$

- If a binary number contains digits to right of binary point, convert to octal or hexadecimal by starting at binary point and working right
- Both lefthand and righthand can be padded with zeros to get multiples of three or four bits

$$
\begin{aligned}
10.1011001011_{2} & =010 \cdot 101100101100_{2}=2.5454_{8} \\
& =0010 \cdot 101100101100_{2}=2 . B 2 C_{16}
\end{aligned}
$$

## Octal and Hexadecimal Numbers

- Octal- or hexadecimal-to-binary conversion
- Replace each octal or hexadecimal digit with corresponding 3- or 4-bit string

$$
\begin{aligned}
2046.17_{8} & =010000100110.001111_{2} \\
9 F .46 C_{16} & =10011111.010001101100_{2}
\end{aligned}
$$

- Today, majority of machines process 8-bit bytes
- Octal number system is not used much because it is difficult to extract individual byte values in multibyte quantities in octal representation
- In hexadecimal system, two digits represent an 8-bit byte, and $2 n$ digits represent an $n$-byte word
- A 4-bit hexadecimal digit is called a nibble
- Hexadecimal numbers are often used to describe a computer's memory address space


## General Positional-Number-System Conversions

## - Radix-r-to-decimal conversion

- Value of a number in any radix $r$

$$
d_{p-1} d_{p-2} \cdots d_{1} d_{0} \cdot d_{-1} d_{-2} \cdots d_{-n}=\sum_{i=-n}^{p-1} d_{i} \cdot r^{i}
$$

- Value of number can be found by converting each digit to its radix-10 equivalent and expanding formula using radix-10 arithmetic

$$
\begin{aligned}
F 1 A 3_{16} & =15 \cdot 16^{3}+1 \cdot 16^{2}+10 \cdot 16^{1}+3 \cdot 16^{0}=61859_{10} \\
436.5_{8} & =4 \cdot 8^{2}+3 \cdot 8^{1}+6 \cdot 8^{0}+5 \cdot 8^{-1}=286.625_{10} \\
132.3_{4} & =1 \cdot 4^{2}+3 \cdot 4^{1}+2 \cdot 4^{0}+3 \cdot 4^{-1}=30.75_{10}
\end{aligned}
$$

- A shortcut for converting whole numbers to radix 10

$$
\begin{align*}
D & =d_{p-1} d_{p-2} \cdots d_{1} d_{0}=\sum_{i=0}^{p-1} d_{i} \cdot r^{i} \\
& =\left(\left(\cdots\left(\left(d_{p-1}\right) \cdot r+d_{p-2}\right) \cdot r+\cdots\right) \cdot r+d_{1}\right) \cdot r+d_{0} \tag{1}
\end{align*}
$$

## General Positional-Number-System Conversions

## - Decimal-to-radix-r conversion

- Dividing formula (1) by $r$, quotient will be

$$
Q=\left(\cdots\left(\left(d_{p-1} \cdot r+d_{p-2}\right) \cdot r+\cdots\right) \cdot r+d_{1}\right.
$$

## and remainder $=\mathbf{d}_{0}$

- Furthermore, quotient $Q$ has the same form as (1). Therefore, successive divisions by $r$ yield successive digits of $D$ from right to left

$$
\begin{aligned}
& 179 \div 2=89 \text { remainder } 1 \quad \text { (LSB) } \\
& \div 2=44 \text { remainder } 1 \\
& \div 2=22 \text { remainder } 0 \\
& \div 2=11 \text { remainder } 0 \\
& \div 2=5 \text { remainder } 1 \\
& \div 2=2 \text { remainder } 1 \\
& \begin{aligned}
\div 2 & =1 \text { remainder } 0 \\
& \div 2=0 \text { remainder } 1 \quad(\mathrm{MSB})
\end{aligned} \\
& 179_{10}=10110011_{2} \\
& 467 \div 8=58 \text { remainder } 3 \text { (least significant digit) } \\
& \div 8=7 \text { remainder } 2 \\
& \div 8=0 \text { remainder } 7 \quad \text { (most significant digit) } \\
& 467_{10}=723_{8} \\
& 3417 \div 16=213 \text { remainder } 9 \text { (least significant digit) } \\
& \div 16=13 \text { remainder } 5 \\
& \div 16=0 \text { remainder } 13 \text { (most significant digit) } \\
& 3417_{10}=\text { D } 59_{16}
\end{aligned}
$$

## Table 2: Conversion methods for common radices.

| Conversion | Method | Example |
| :---: | :---: | :---: |
| Binary to |  |  |
| Octal | Substitution | $10111011001_{2}=10111011001_{2}=2731_{8}$ |
| Hexadecimal | Substitution | $10111011001_{2}=10111011001_{2}=5 \mathrm{D} 9_{16}$ |
| Decimal | Summation | $\begin{aligned} 10111011001_{2}= & 1 \cdot 1024+0 \cdot 512+1 \cdot 256+1 \cdot 128+1 \cdot 64 \\ & +0 \cdot 32+1 \cdot 16+1 \cdot 8+0 \cdot 4+0 \cdot 2+1 \cdot 1=1497_{10} \end{aligned}$ |
| Octal to |  |  |
| Binary | Substitution | $1234_{8}=001010011100_{2}$ |
| Hexadecimal | Substitution | $1234_{8}=001010011100_{2}=001010011100_{2}=29 \mathrm{C}_{16}$ |
| Decimal | Summation | $1234{ }_{8}=1 \cdot 512+2 \cdot 64+3 \cdot 8+4 \cdot 1=6688_{10}$ |
| Hexadecimal to |  |  |
| Binary | Substitution | $\mathrm{CODE}_{16}=110000001101 \quad 1110_{2}$ |
| Octal | Substitution | $\mathrm{CODE}_{16}=1100000011011110_{2}=1100000011011110_{2}=140336_{8}$ |
| Decimal | Summation | $\mathrm{C} 0 \mathrm{DE}_{16}=12 \cdot 4096+0 \cdot 256+13 \cdot 16+14 \cdot 1=49374_{10}$ |
| Decimal to |  |  |
| Binary | Division | $\begin{align*} & 108_{10} \div 2= 54 \text { remainder } 0 \quad \text { (LSB) } \\ & \div 2=27 \text { remainder } 0 \\ & \div 2=13 \text { remainder } 1 \\ & \div 2=6 \text { remainder } 1 \\ & \div 2=3 \text { remainder } 0 \\ & \div 2=1 \text { remainder } 1 \\ & \div 2=0 \text { remainder } 1 \tag{MSB} \end{align*}$ |
|  |  | $108_{10}=1101100_{2}$ |
| Octal | Division | $\begin{aligned} 108_{10} \div 8= & 13 \text { remainder } 4 \quad \text { (least significant digit) } \\ & \div 8=1 \text { remainder } 5 \\ & \div 8=0 \text { remainder } 1 \quad \text { (most significant digit) } \end{aligned}$ |
|  |  | $108_{10}=154_{8}$ |
| Hexadecimal | Division | $\begin{aligned} 108_{10} \div 16 & =6 \text { remainder } 12 \quad \text { (least significant digit) } \\ & \div 16=0 \text { remainder } 6 \quad \text { (most significant digit) } \\ 108_{10} & =6 \mathrm{C}_{16} \end{aligned}$ |

## Addition and Subtraction of Nondecimal Numbers

Table 3: Binary addition and subtraction table.

| $c_{\text {in }}$ or $b_{\text {in }}$ | $x$ | $y$ | $c_{\text {out }}$ | $s$ | $b_{\text {out }}$ | $d$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

- Binary addition
- To add two binary numbers $X$ and $Y$, add together LSBs with an initial carry $\left(c_{\text {in }}\right)$ of 0 , producing carry ( $c_{\text {out }}$ ) and sum ( $s$ ) bits
- Continue processing bits from right to left, adding carry out of each column into next column's sum


## Addition and Subtraction of Nondecimal Numbers



Figure 1: Examples of decimal and corresponding binary additions.

| C |  |  | 101111000 | C |  | 001011000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | 190 |  | 10111110 | $X$ | 173 | 10101101 |
| Y | +141 | + | 10001101 | $Y$ | + 44 | + 00101100 |
| $X+Y$ | 331 |  | 101001011 | $X+Y$ | 217 | 11011001 |
| C |  |  | 011111110 | C |  | 000000000 |
| $X$ | 127 |  | 01111111 | $X$ | 170 | 10101010 |
| $Y$ | + 63 | $+$ | 00111111 | $Y$ | + 85 | + 01010101 |
| $\overline{X+Y}$ | 190 |  | 10111110 | $\overline{X+Y}$ | 255 | 11111111 |

## Addition and Subtraction of Nondecimal Numbers

## - Binary subtraction

- Is performed similar to binary addition, using borrows ( $b_{\text {in }}$ and $b_{\text {out }}$ ) instead of carries between steps, and producing a difference bit $d$
- A common use of subtraction is to compare two numbers
- If $X-Y$ produces a borrow out of MSB position, $X<Y$; otherwise, $X \geq Y$


Figure 2: Examples of decimal and corresponding binary subtractions.

| B |  | 001111100 | B |  | 011011010 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | 229 | 11100101 | $X$ | 210 | 11010010 |
| Y | - 46 | - 00101110 | $Y$ | -109 | - 01101101 |
| $X-Y$ | 183 | 10110111 | $X-Y$ | 101 | 01100101 |
| B |  | 010101010 | B |  | 000000000 |
| $X$ | 170 | 10101010 | $X$ | 221 | 11011101 |
| $Y$ | -85 | - 01010101 | $Y$ | - 76 | - 01001100 |
| $X-Y$ | 85 | 01010101 | $X-Y$ | 145 | 10010001 |

## Addition and Subtraction of Nondecimal Numbers

- Two methods for octal and hexadecimal addition and subtraction
(1) Convert number to decimal, calculate results, and convert back
(2) Convert each column digits to decimal, do operation in decimal, and convert result to corresponding sum and carry digits in non-decimal radix
- A carry is produced whenever column sum equals or exceeds radix

| C | 1100 | 1 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | 19 B 916 | 1 | 9 | 11 | 9 |
| Y | + C 7 E $6{ }^{16}$ | +12 | 7 | 14 | 6 |
| $X+Y$ | E $19 \mathrm{~F}{ }^{16}$ | 14 | 17 | 25 | 15 |
|  |  | 14 | 16+1 | $16+9$ | 15 |
|  |  | E | 1 | 9 | F |

## Representation of Negative Numbers: Signed-Magnitude

## - Signed-magnitude system

- In this system, a number consists of a magnitude and a symbol indicating whether it is positive or negative
- In everyday business we use this system
- To apply to binary numbers, an extra bit position is used to represent sign called sign bit
- Traditionally, MSB of a bit string is used as sign bit
- $0=$ plus, $1=$ minus
- Several 8-bit signed-magnitude integers and their decimal equivalents
- $01010101_{2}=+85_{10}$
- $11010101_{2}=-85_{10}$
- $01111111_{2}=+127_{10}$
- $11111111_{2}=-127_{10}$
- $00000000_{2}=+0_{10}$
- $10000000_{2}=-0_{10}$
- There are two possible representations for zero
- This system has an equal number of positive and negative integers

$$
-\left(2^{n-1}-1\right) \leq \text { An } n \text {-bit integer } \leq+\left(2^{n-1}-1\right)
$$

## Representation of Negative Numbers: Signed-Magnitude

## - Signed-magnitude adder

- The circuit must examine signs of addends to determine what to do with magnitudes
- If signs are the same, it must add magnitudes and give the result the same sign
- If signs are different, it must compare magnitudes, subtract the smaller from the larger, and give the result the sign of the larger
- "Ifs," "adds," "subtracts," and "compares" translate into a lot of logic-circuit complexity
- Signed-magnitude subtractor
- It need only change sign of subtrahend and pass it along with minuend to an adder


## Complement Number Systems

- A complement number system negates a number by taking its complement as defined by the system
- Two numbers in a complement number system can be added or subtracted directly without sign and magnitude checks required by signed-magnitude system
- In any complement number system, we deal with a fixed number of digits, say $n$
- We assume the numbers are integers
- If an operation produces a result that requires more than $n$ digits, we throw away the extra high-order digit(s)
- If a number $D$ is complemented twice, result is $D$


## Radix-Complement Representation

## - Radix-complement system

- Radix-complement of an $n$-digit number $D$ (in radix $r$ ) $=r^{n}-D$
- In decimal number system, it is called 10's complement
- For an $n$-digit number $D$

$$
\begin{gathered}
1 \leq D \leq r^{n}-1 \longrightarrow 1 \leq r^{n}-D \leq r^{n}-1 \\
D=0 \longrightarrow r^{n}-D=\underbrace{r^{n}}_{100 \cdots 00} \xrightarrow{n+1 \text { digits }} \text { remove extra high-order digit } \longrightarrow 0
\end{gathered}
$$

- Thus, there is only one representation of zero in this system

Table 4: Examples of 10 's and $9 s^{\prime}$ complements using 4-digit decimal numbers.

| Number | $\mathbf{1 0}$ 's <br> complement | 9s' <br> complement |
| :---: | :---: | :---: |
| 1849 | 8151 | 8150 |
| 2067 | 7933 | 7932 |
| 100 | 9900 | 9899 |
| 7 | 9993 | 9992 |
| 8151 | 1849 | 1848 |
| 0 | $10000(=0)$ | 9999 |

- To avoid subtraction $r^{n}-D$ in computing radix complement, rewrite

$$
\begin{gathered}
r^{n} \longrightarrow\left(r^{n}-1\right)+1 \\
r^{n}-D \longrightarrow\left(\left(r^{n}-1\right)-D\right)+1
\end{gathered}
$$

- $r^{n}-1$ has the form $m m \cdots m m$, where $m=r-1$ and there are $n m$ 's E.g., $10,000=9,999+1$
- If we define

Complement of a digit $d=r-1-d \xrightarrow{\text { complementing digits of } D}\left(r^{n}-1\right)-D$
Radix complement of $D=($ complementing individual digits of $D)+1$

## Table 5: Digit complements.

|  | Complement |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Digit | Binary | Octal | Decimal | Hexadecimal |
| 0 | 1 | 7 | 9 | F |
| 1 | 0 | 6 | 8 | E |
| 2 | - | 5 | 7 | D |
| 3 | - | 4 | 6 | C |
| 4 | - | 3 | 5 | B |
| 5 | - | 2 | 4 | A |
| 6 | - | 1 | 3 | 9 |
| 7 | - | 0 | 2 | 8 |
| 8 | - | - | 1 | 7 |
| 9 | - | - | 0 | 6 |
| A | - | - | - | 5 |
| B | - | - | - | 4 |
| C | - | - | - | 3 |
| D | - | - | - | 2 |
| E | - | - | - | 1 |
| F | - | - | - | 0 |

- For binary numbers, radix complement is called two's complement
- MSB of a number serves as sign bit

Negative number $\longleftrightarrow M S B=1$

- Decimal equivalent for a two's-complement binary number
- Weight of $M S B=-2^{n-1}$ instead of $+2^{n-1}$
- Weight of the rest of bits is computed the same way as for an unsigned number
- Range of representable numbers

$$
-\left(2^{n-1}\right) \leq \text { Range } \leq+\left(2^{n-1}-1\right)
$$

$$
\begin{aligned}
& \begin{array}{ccccc}
17_{10}= & 00010001^{2} & -99_{10}= & 10011101^{2} \\
\Downarrow & \text { complement bits } & \Downarrow & \\
& \Downarrow & \text { complement bits }
\end{array} \\
& 11101110 \\
& \frac{+1}{11101111^{2}}=-17_{10} \\
& 119_{10}=\begin{array}{c}
01110111 \\
\Downarrow \\
10001000
\end{array} \text { complement bits } \\
& \begin{array}{c}
0_{10}= \\
\\
\\
\Downarrow \\
\\
\\
\end{array} \\
& 11111111 \\
& \frac{+1}{100000000^{2}}=0_{10} \\
& 01100010 \\
& +1 \\
& \overline{01100011^{2}}=99_{10} \\
& \begin{aligned}
&-127_{10}= 10000001 \\
& \Downarrow \\
& 01111110 \\
& \begin{array}{l}
+1 \\
\\
\\
\end{array} \quad \begin{array}{l}
\text { compleme } \\
\end{array}
\end{aligned} \\
& -128_{10}=\begin{array}{c}
10000000^{2} \\
\Downarrow
\end{array} \text { complement bits } \\
& 01111111 \\
& \frac{+1}{10000000^{2}}=-128_{10}
\end{aligned}
$$

## Two's-Complement Representation

- In two's complement system, zero is considered positive because its sign bit is 0
- Since there is only one representation of zero, we end up with one extra negative number, $-2^{n-1}$, with no positive counterpart
- To convert an $n$-bit two's-complement number $X$ into an $m$-bit one
- If $m>n \longrightarrow \mathbf{s i g n}$ extension: append $m-n$ copies of $X$ 's sign bit to left of $X$
- If $m<n$, discard $X$ 's $n$ - $m$ leftmost bits
- Result is valid if all of discarded bits are same as sign bit of the result


## Diminished Radix-Complement Representation

- Diminished radix-complement system
- Complement of an n-digit number $D=\left(r^{n}-1\right)-D$
- Can be obtained by complementing individual digits of $D$, without adding 1
- In decimal, this is called 9 s' complement
- Examples in Tab. 4
- Diminished radix-complement system for binary numbers is called Ones' complement
- MSB is sign, 0 if positive and 1 if negative
- Two representations of zero, positive zero $(00 \cdots 00)$ and negative zero (11…11)
- Positive-number representations are the same for both ones' and two's complements
- Negative-number representations differ by 1
- Weight of MSB for decimal equivalent computing $=-\left(2^{n-1}-1\right)$ rather than $-2^{n-1}$
- Range of representable numbers

$$
-\left(2^{n-1}-1\right) \leq \text { Range } \leq+\left(2^{n-1}-1\right)
$$

- Advantages
- Symmetry
- Ease of complementation
- Disadvantages
- Adder design is trickier than a two's-complement adder
- Zero-detecting circuits either must check for both representations of zero, or must always convert $11 \cdots 11$ to $00 \cdots 00$


## Ones'-Complement Representation

$$
\begin{aligned}
& 17_{10}=00010001_{2} \\
& 11101110_{2}=-17_{10} \\
& -99_{10}=10011100_{2} \\
& \Downarrow \\
& 01100011_{2}=99_{10} \\
& \begin{array}{c}
119_{10}= \\
\\
\\
\\
\\
\\
\\
1000110111_{2} \\
\end{array} \\
& -127_{10}=10000000_{2} \\
& \Downarrow \\
& 01111111_{2}=127_{10} \\
& \begin{aligned}
0_{10}= & 00000000_{2} \text { (positive zero) } \\
& \Downarrow \\
& 11111111_{2}=0_{10} \text { (negative zero) }
\end{aligned}
\end{aligned}
$$

## Excess Representations

## - Excessive-B representation

- An $m$-bit string whose unsigned integer value is $M\left(0 \leq M<2^{m}\right)$ represents signed integer $M-B$
- $B$ is called bias of number system
- E.g., excess-2 $\mathbf{2}^{\mathbf{m - 1}}$ system represents any number $X$ in range

$$
-2^{m-1} \leq X \leq+2^{m-1}-1
$$

by $m$-bit binary representation of $X+2^{m-1}$ which is always nonnegative and less than $2^{m}$

- excess- $2^{m-1}$ system vs. m-bit two's complement
- Their range of representations are the same
- Representations of any number in the two systems are identical except for sign bits, which are opposite
- Most common use is in floating-point number systems

Table 6: Decimal and 4-bit numbers.

| Decimal | Two's <br> Complement | Ones' <br> Complement | Signed <br> Magnitude | Excess <br> $\mathbf{2}^{\boldsymbol{m - 1}}$ |
| :---: | :---: | :---: | :---: | :---: |
| -8 | 1000 | - | - | 0000 |
| -7 | 1001 | 1000 | 1111 | 0001 |
| -6 | 1010 | 1001 | 1110 | 0010 |
| -5 | 1011 | 1010 | 1101 | 0011 |
| -4 | 1100 | 1011 | 1100 | 0100 |
| -3 | 1101 | 1100 | 1011 | 0101 |
| -2 | 1110 | 1101 | 1010 | 0110 |
| -1 | 1111 | 1110 | 1001 | 0111 |
| 0 | 0000 | 1111 or 0000 | 1000 or 0000 | 1000 |
| 1 | 0001 | 0001 | 0001 | 1001 |
| 2 | 0010 | 0010 | 0010 | 1010 |
| 3 | 0011 | 0011 | 0011 | 1011 |
| 4 | 0100 | 0100 | 0100 | 1100 |
| 5 | 0101 | 0101 | 0101 | 1101 |
| 6 | 0110 | 0110 | 0110 | 1110 |
| 7 | 0111 | 0111 | 0111 | 1111 |

- Tab. 6 reveals why two's complement is preferred
- Starting with $1000_{2}\left(-8_{10}\right)$ and counting up, each successive number up to $0111_{2}\left(+7_{10}\right)$ can be obtained by adding 1 to previous one
- Because ordinary addition is just an extension of counting, two's-complement numbers can thus be added by ordinary binary addition, ignoring any carries beyond MSB
- Result is correct if range of number system is not exceeded

$$
\begin{array}{rrrr}
+3 & 0011 & -2 & 1110 \\
++4 & +0100 \\
\hline+7 & 0111 & +-6 & +1010 \\
\hline+6 & 0110 & +4 & 0100 \\
+-3 \\
\hline+3 & \frac{+1101}{10011} & \frac{+-7}{-3} & \frac{+1001}{1101}
\end{array}
$$

- Another way to view two's-complement system uses 4-bit counter shown in Fig. 3
- Starting with arrow pointing to any number, add $+n$ to (subtract $+n$ from) it by counting up $n$ times (counting down $n$ times), that is, by moving arrow $n$ positions clockwise (counterclockwise)
- $n$ must be small enough that discontinuity between -8 and +7 is not crossed


Figure 3: Modular counting representation of 4-bit two's-complement numbers.

## Two's-Complement Addition

- In Fig. 3
- We can subtract $n$ (or add $-n$ ) by moving arrow $16-n$ positions clockwise
- $16-n=4$-bit two's complement of $n=$ two's complement representation of $-n$
- Thus, a negative number in two's-complement representation may be added to another number by adding 4-bit representations using ordinary binary addition
- Overflow occurs if an addition (of numbers of like sign) produces a result that exceeds the range of number system
- In Fig. 3, overflow occurs during addition of positive (negative) numbers when we count past $+7(-8)$

$$
\begin{array}{rrrr}
-3 & 1101 \\
+-6 \\
\hline-9 & \frac{+1010}{10111}=+7 & \begin{array}{r}
+5 \\
++6 \\
+11
\end{array} & \begin{array}{c}
0101 \\
+0110 \\
\hline-8
\end{array} \\
\hline 1000 & +7 & 0111 \\
+-8 & \frac{+1000}{+16} & \frac{++7}{+14} & \frac{+0111}{1110}=-2
\end{array}
$$

- Overflow detection in addition
- An addition overflows if addends' signs are the same but sum's sign is different from addends'
- Or equivalently, an addition overflows if $c_{\text {in }}$ into and $c_{\text {out }}$ out of sign position are different
- Rows 4 and 5 in Tab. 3
- Two's-complement numbers may be subtracted as if they were ordinary unsigned binary numbers
- But most circuits negate subtrahend by taking its two's complement, and then add it to minuend using normal rules for addition
- Perform a bit-by-bit complement of subtrahend
- Add complemented subtrahend to minuend with an initial carry $\left(c_{\text {in }}\right)$ of 1 instead of 0
- Using this method, only one addition is needed


## - Overflow detection in subtraction

- Examine signs of minuend and complemented subtrahend, using the same rule as in addition
- Or, carries into and out of sign position can be observed and overflow detected, using the same rule as in addition
- Negating "extra" negative number results in overflow, when we add 1 in complementation process

$$
\begin{aligned}
-(-8)=-1000= & 0111 \\
& +0001 \\
& 1000
\end{aligned}=-8
$$

However, this number can still be used in additions and subtractions as long as final result does not exceed number range

$$
\begin{array}{rrrrr}
+4 & 0100 & & & 1
\end{array}-c_{\text {in }}
$$

## Ones'-Complement Addition and Subtraction

- In Tab. 6 for ones'-complement numbers
- Starting at $1000_{2}\left(-7_{10}\right)$ and counting up, we obtain each successive ones'-complement number by adding 1 to previous one, except at transition from $1111_{2}(-0)$ to $0001_{2}\left(+1_{10}\right)$
- We must add 2 instead of 1 whenever we count past $1111_{2}$
- Counting past $1111_{2}$ can be detected by observing carry out of sign bit
- End-around carry rule for adding ones'-complement numbers
- Perform a standard binary addition; if there is a carry out of sign position, add 1 to result

$$
\begin{aligned}
& \begin{array}{rr}
+3 & 0011 \\
++4 & +0100 \\
\hline+7 & 0111
\end{array} \\
& \begin{array}{rr}
+4 & 0100 \\
+-7 \\
\hline-3 & +1000 \\
\hline 1100
\end{array} \\
& \begin{array}{rr}
+5 & 0101 \\
+-5 & +1010 \\
\hline-0 & 1111
\end{array} \\
& \begin{array}{r}
-2 \\
+-5 \\
\hline-7 \\
+10101 \\
\hline 10111 \\
+\quad 1 \\
\hline 1000
\end{array} \\
& \begin{array}{rrrr}
+6 & 0110 \\
+-3 \\
\hline+3 & +1100 \\
\hline 10010 & +-0 & +1111 \\
+\quad 1 & \frac{+111}{11110} \\
\hline 0011 & & +\quad 1 \\
\hline
\end{array}
\end{aligned}
$$

## Ones'-Complement Addition and Subtraction

- Following end-around carry rule, addition of a number and its ones' complement produces negative 0
- In fact, an addition operation using this rule can never produce positive 0 unless both addends are positive 0
- Ones'-complement subtraction is done by complementing subtrahend and then adding
- Overflow rules for ones'-complement addition and subtraction are the same as for two's-complement


## Table 7: Summary of addition and subtraction rules for binary numbers.

| Number System | Addition Rules | Negation Rules | Subtraction Rules |
| :---: | :---: | :---: | :---: |
| Unsigned | Add the numbers. Result is out of range if a carry out of the MSB occurs. | Not applicable | Subtract the subtrahend from the minuend. Result is out of range if a borrow out of the MSB occurs. |
| Signed magnitude | (same sign) Add the magnitudes; overflow occurs if a carry out of MSB occurs; result has the same sign. <br> (opposite sign) Subtract the smaller magnitude from the larger; overflow is impossible; result has the sign of the larger. | Change the number's sign bit. | Change the sign bit of the subtrahend and proceed as in addition. |
| Two's complement | Add, ignoring any carry out of the MSB. Overflow occurs if the carries into and out of MSB are different. | Complement all bits of the number; add 1 to the result. | Complement all bits of the subtrahend and add to the minuend with an initial carry of 1 . |
| Ones' complement | Add; if there is a carry out of the MSB, add 1 to the result. Overflow if carries into and out of MSB are different. | Complement all bits of the number. | Complement all bits of the subtrahend and proceed as in addition. |

## Binary Multiplication

## - Unsigned binary multiplication

- Add a list of shifted multiplicands computed according to digits of multiplier

| 11 | 1011 | multiplicand |
| :---: | :---: | :---: |
| $\times 13$ | + 1101 | multiplier |
| 33 | 1011 |  |
| 11 | 0000 | shifted multiplicands |
| 143 | 1011 |  |
|  | 1011 |  |
|  | 10001111 | product |

- This method lists all shifted multiplicands and then adds
- Difficult to implement in a digital system


## Binary Multiplication

- In a digital system, it is more convenient to add each shifted multiplicand as it is created to a partial product

| 11 | 1011 | multiplicand |
| :---: | :---: | :---: |
| +13 | $\times 1101$ | multiplier |
|  | 0000 | partial product |
|  | 1011 | shifted multiplicand |
|  | 01011 | partial product |
|  | 0000 $\downarrow$ | shifted multiplicand |
|  | 001011 | partial product |
|  | 1011 $\downarrow \downarrow$ | shifted multiplicand |
|  | 0110111 | partial product |
|  | 1011 $\downarrow \downarrow \downarrow$ | shifted multiplicand |
|  | 10001111 | product |

- $n$-bit number $\times m$-bit number
- Resulting product requires at most $n+m$ bits
- Shift-and-add algorithm requires $m$ partial products and additions


## Binary Multiplication

## - Signed multiplication

- Perform an unsigned multiplication of magnitudes
- Make product positive if operands had same sign, negative if different signs
- Convenient in signed-magnitude systems
- In two's-complement system, obtaining magnitude of a negative number and negating unsigned product are nontrivial operations
- Two's-complement multiplication
- Can be performed by a sequence of two's-complement additions of shifted multiplicands, except for the last step
- MSB in a two's-complement number has a negative weight
- The shifted multiplicand corresponding to MSB of multiplier must be negated before it is added to partial product

| -5 | 1011 | multiplicand |
| :---: | :---: | :---: |
| $\times-3$ | + 1101 | multiplier |
|  | 00000 | partial product |
|  | 11011 | shifted multiplicand |
|  | 111011 | partial product |
|  | 00000 $\downarrow$ | shifted multiplicand |
|  | 1111011 | partial product |
|  | $11011 \downarrow \downarrow$ | shifted multiplicand |
|  | 11100111 | partial product |
|  | $00101 \downarrow \downarrow \downarrow$ | shifted and negated multiplicand |
|  | 00001111 | product |

- One significant bit is gained at each step, and numbers are signed
- Before adding each shifted multiplicand and $k$-bit partial product, change them to $k+1$ significant bits by sign extension, as shown in color above
- Each resulting sum has $k+1$ bits; any carry out of MSB of $k+1$-bit sum is ignored


## Binary Division

- The simplest binary division is based on shift-and-subtract method
- Mentally compare reduced dividend with multiples of divisor to determine which multiple of shifted divisor to subtract

Table 8: Example of long division for unsigned decimal and binary numbers.

| 19 | 10011 | quotient |
| :---: | :---: | :---: |
| $1 1 \longdiv { 2 1 7 }$ | $1 0 1 1 \longdiv { 1 1 0 1 1 0 0 1 }$ | dividend |
| 11 | 1011 | shifted divisor |
| 107 | 0101 | reduced dividend |
| 99 | 0000 | shifted divisor |
| 8 | 1010 | reduced dividend |
|  | 0000 | shifted divisor |
|  | 10100 | reduced dividend |
|  | 1011 | shifted divisor |
|  | 10011 | reduced dividend |
|  | 1011 | shifted divisor |
|  | 1000 | remainder |

## Binary Division

- In a typical division algorithm

Dividend: $(n+m)$ bits
Divisor: $n$ bits
Quotient: $m$ bits

## Remainder: $n$ bits

- A division overflows if
- Divisor is zero
- Or quotient would take more than $m$ bits to express
- In most division circuits, $n=m$
- Signed division
- Perform an unsigned division of magnitudes
- Make quotient positive if operands had the same sign, negative if different signs
- Remainder should be given the same sign as dividend
- There are special techniques for performing division directly on two's-complement numbers (as in multiplication)


## Binary Codes for Decimal Numbers

- Binary numbers are appropriate for internal computations of a digital system
- External interfaces of a digital system may read or display decimal numbers
- People prefer to deal with decimal numbers
- A decimal number is represented in a digital system by a string of bits
- Some digital devices actually process decimal numbers directly
- Code
- A set of $n$-bit strings in which different bit strings represent different numbers
- A particular combination of $n$ bit-values is called a code word
- There may or may not be an arithmetic relationship between bit values in a code word and what it represents
- At least four bits are needed to represent ten decimal digits


## Table 9: Decimal codes.

| Decimal digit | $\boldsymbol{B C D}(\mathbf{8 4 2 1})$ | $\mathbf{2 4 2 1}$ | Excess-3 | Biquinary | 1-out-of-10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 0000 | 0011 | 0100001 | 1000000000 |
| 1 | 0001 | 0001 | 0100 | 0100010 | 0100000000 |
| 2 | 0010 | 0010 | 0101 | 0100100 | 0010000000 |
| 3 | 0011 | 0011 | 0110 | 0101000 | 0001000000 |
| 4 | 0100 | 0100 | 0111 | 0110000 | 0000100000 |
| 5 | 0101 | 1011 | 1000 | 1000001 | 0000010000 |
| 6 | 0110 | 1100 | 1001 | 1000010 | 0000001000 |
| 7 | 0111 | 1101 | 1010 | 1000100 | 0000000100 |
| 8 | 1000 | 1110 | 1011 | 1001000 | 0000000010 |
| 9 | 1001 | 1111 | 1100 | 1010000 | 0000000001 |
|  | 1010 | 0101 | 0000 | 0000000 | 0000000000 |
|  | 1011 | 0110 | 0001 | 0000001 | 0000000011 |
|  | 1100 | 0111 | 0010 | 0000010 | 0000000101 |
|  | 1101 | 1000 | 1101 | 0000011 | 0000000110 |
|  | 1110 | 1001 | 1110 | 0000101 | 0000000111 |
|  | 1111 | 1010 | 1111 | $\cdots$ |  |

## Binary Codes for Decimal Numbers

## - Binary-coded decimal (BCD)

- Encodes 0 through 9 by their 4-bit unsigned binary representations, 0000 through 1001
- Code words 1010 through 1111 are not used
- Conversion between BCD and decimal representations are a direct substitution of four bits for each decimal digit
- Packed-BCD representation
- Two BCD digits placed in one 8-bit byte
- Thus, one byte may represent 0 to 99 as opposed to 0 to 255 for a normal unsigned 8-bit binary number
- Signed BCD numbers have one extra digit position for sign
- Signed-magnitude representation
- Encoding of sign bit string is arbitrary
- 10's-complement representation
- $0000=$ plus, $1001=$ minus
- Addition of BCD digits
- Similar to adding 4-bit unsigned binary numbers
- But if a result exceeds 1001, it is corrected by adding 6
- Carry is produced into next digit position if either initial binary addition or correction-factor addition produces a carry

$$
\begin{aligned}
& \begin{array}{rrrr}
5 & 0101 \\
+\quad 9 \\
\hline 14 & +1001 \\
\hline 1110 \\
& +0110 \\
\hline 10+4 & \text { correction } & 4 & 0100 \\
\hline 10100
\end{array} \\
& \begin{array}{rr}
8 & 1000 \\
+\quad 8 \\
\hline-16 & +1000 \\
\hline 10000 \\
& +0110 \\
\hline 10+6 & \text { correction } \\
\hline 10110
\end{array} \\
& \begin{array}{rr}
9 & 1001 \\
+9 & +1001 \\
\hline 18 & \\
\hline 10010 \\
& +0110
\end{array}-\text { correction }
\end{aligned}
$$

## Binary Codes for Decimal Numbers

## - Weighted code

- In a weighted code, each decimal digit can be obtained from its code word by assigning a fixed weight to each code-word bit
- E.g., BCD (=8421 code) in which the weights for bits are $8,4,2,1$
- 2421 code is self-complementing
- Code word for $9 s^{\prime}$ complement of any digit may be obtained by complementing individual bits of digit's code word
- Excess-3 code
- A self-complementing code
- Code word for each decimal digit is corresponding BCD code word plus $0011_{2}$
- Because code words follow a standard binary counting sequence, standard binary counters can be made to count in excess-3 code


## Binary Codes for Decimal Numbers

- One advantage of using more than minimum number of bits in a code is an error-detecting property
- Biquinary code
- Uses seven bits
- First two bits indicate range of number, 0-4 or 5-9
- Last five bits indicate number in the selected range
- Has error-detecting property
- If any one bit is accidentally flipped, result is not a decimal digit
- Of 128 possible 7 -bit code words, only 10 are valid; the rest can be flagged as errors if appear
- 1-out-of-10 code
- The sparsest encoding for decimal digits
- Uses 10 out of 1024 possible 10 -bit code words


## Gray Code

- In electromechanical applications of digital systems, sometimes an input sensor should produce a digital value that indicates a mechanical position


Figure 4: A mechanical encoding disk using a 3-bit binary code.

- In Fig. 4, dark areas of disk are connected to a signal source corresponding to logic 1 , and light areas are unconnected (logic 0)
- In Fig. 4
- Problem when disk is positioned at certain boundaries between regions
- E.g., if disk is positioned right on boundary between 001 and 010 regions
- Both 001 and 010 are acceptable
- But because mechanical assembly is not perfect, incorrect reading of 000 or 011 is possible
- This sort of problem can occur at any boundary where more than one bit changes
- Encoding-disk problem can be solved by Gray code
- A digital code in which only one bit changes between each pair of successive code words

Table 10: A comparison of 3-bit binary code and Gray code.

| Decimal <br> number | Binary <br> code | Gray <br> code |
| :---: | :---: | :---: |
| 0 | 000 | 000 |
| 1 | 001 | 001 |
| 2 | 010 | 011 |
| 3 | 011 | 010 |
| 4 | 100 | 110 |
| 5 | 101 | 111 |
| 6 | 110 | 101 |
| 7 | 111 | 100 |



Figure 5: A mechanical encoding disk using a 3-bit Gray code.

- Gray code is a reflected code; it can be constructed recursively (with any number of bits)
(1) A 1-bit Gray code has two code words, 0 and 1
(2) First $2^{n}$ code words of an $(n+1)$-bit Gray code equal code words of an $n$-bit Gray code, written in order with a leading 0 appended
(3) Last $2^{n}$ code words of an ( $n+1$ )-bit Gray code equal code words of an $n$-bit Gray code, but written in reverse order with a leading 1 appended
- A method to derive an n-bit Gray-code code word directly from corresponding $n$-bit binary code word
(1) Bits of an $n$-bit binary or Gray-code code word are numbered from right to left, from 0 to $n-1$
(2) Bit $i$ of a Gray-code code word is 0 if bits $i$ and $i+1$ of corresponding binary code word are the same, else bit $i$ is 1
- When $i+1=n$, bit $n$ of binary code word is considered to be 0


## Character Codes

- Most of information processed by computers is nonnumeric
- Text is the most common type of nonnumeric data
- Strings of characters from some character set
- Each character is represented by a bit string according to an established convention
- ASCII (American Standard Code for Information Interchange)
- The most commonly used character code
- Each character is represented with a 7-bit string
- A total of 128 different characters

Table 11: ASCII, Standard No. X3.4-1968 of the American National Standards Institute.

| $b_{3} b_{2} b_{1} b_{0}$ | Row (hex) | $b_{6} b_{5} b_{4}$ (column) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 000 \\ 0 \end{gathered}$ | $\begin{gathered} 001 \\ 1 \end{gathered}$ | $\begin{gathered} 010 \\ 2 \end{gathered}$ | $\begin{gathered} 011 \\ 3 \end{gathered}$ | $\begin{gathered} 100 \\ 4 \end{gathered}$ | $\begin{gathered} 101 \\ 5 \end{gathered}$ | $\begin{gathered} 110 \\ 6 \end{gathered}$ | $\begin{gathered} 111 \\ 7 \end{gathered}$ |
| 0000 | 0 | NUL | DLE | SP | 0 | @ | P | , | p |
| 0001 | 1 | SOH | DC1 | ! | 1 | A | Q | a | q |
| 0010 | 2 | STX | DC2 | " | 2 | B | R | b | r |
| 0011 | 3 | ETX | DC3 | \# | 3 | C | S | c | s |
| 0100 | 4 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 0101 | 5 | ENQ | NAK | \% | 5 | E | U | e | u |
| 0110 | 6 | ACK | SYN | \& | 6 | F | v | f | v |
| 0111 | 7 | BEL | ETB | , | 7 | G | W | g | w |
| 1000 | 8 | BS | CAN | 1 | 8 | H | X | h | x |
| 1001 | 9 | HT | EM | ) | 9 | I | Y | i | y |
| 1010 | A | LF | SUB | * | : | J | z | j | z |
| 1011 | B | VT | ESC | + | ; | K | [ | k | \{ |
| 1100 | C | FF | FS | , | < | L | 1 | 1 | \| |
| 1101 | D | CR | GS | - | $=$ | M | ] | m | \} |
| 1110 | E | SO | RS | . | > | N | ^ | n | $\sim$ |
| 1111 | F | SI | US | 1 | ? | $\bigcirc$ | - | - | DEL |

## Table 12: ASCII, Standard No. X3.4-1968 of the American National Standards

 Institute.Control codes

| NUL | Null | DLE | Data link escape |
| :--- | :--- | :--- | :--- |
| SOH | Start of heading | DC1 | Device control 1 |
| STX | Start of text | DC2 | Device control 2 |
| ETX | End of text | DC3 | Device control 3 |
| EOT | End of transmission | DC4 | Device control 4 |
| ENQ | Enquiry | NAK | Negative acknowledge |
| ACK | Acknowledge | SYN | Synchronize |
| BEL | Bell | ETB | End transmitted block |
| BS | Backspace | CAN | Cancel |
| HT | Horizontal tab | EM | End of medium |
| LF | Line feed | SUB | Substitute |
| VT | Vertical tab | ESC | Escape |
| FF | Form feed | FS | File separator |
| CR | Carriage return | GS | Group separator |
| SO | Shift out | RS | Record separator |
| SI | Shift in | US | Unit separator |
| SP | Space | DEL | Delete or rubout |

## Codes for Actions, Conditions, and States

- Numbers, positions, and characters are "data"
- In digital system design, we often encounter nondata applications
- A string of bits must be used to control an action, to flag a condition, or to represent current state of hardware
- The most commonly used type of code for such an application is a binary code
- If there are $n$ different actions, conditions, or states, represent them with a $b$-bit binary code with $b=\left\lceil\log _{2} n\right\rceil$
- Consider a traffic-light controller
- N-S: north-south street
- E-W: east-west street
- Signals at intersection of N-S and E-W street might be in any of six states listed in Tab. 13

Table 13: States in a traffic-light controller.

| State | Lights |  |  |  |  |  | Code word |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | N-S green | N-S yellow | N-S red | $\begin{gathered} E-W \\ \text { green } \end{gathered}$ | $\begin{gathered} E-W \\ \text { yellow } \end{gathered}$ | $\begin{gathered} E-W \\ \text { red } \end{gathered}$ |  |
| $\mathrm{N}-\mathrm{S}$ go | ON | off | off | off | off | ON | 000 |
| $\mathrm{N}-\mathrm{S}$ wait | off | ON | off | off | off | ON | 001 |
| $\mathrm{N}-\mathrm{S}$ delay | off | off | ON | off | off | ON | 010 |
| E-W go | off | off | ON | ON | off | off | 100 |
| E-W wait | off | off | ON | off | ON | off | 101 |
| E-W delay | off | off | ON | off | off | ON | 110 |

- In Tab. 13
- Six states can be encoded in three bits
- Only six of eight possible 3-bit code words are used, and assignment of them to states is arbitrary, so many other encodings possible
- An encoding which minimizes circuit cost or optimizes some other parameter (like design time) should be chosen
- Consider a system with $n$ devices, each can perform a certain action
- Devices may be enabled to operate only one at a time
- Binary code
- Shown in Fig. 6 (a)
- Control unit produces a binary-coded "device-select" word with $\left\lceil\log _{2} n\right\rceil$ bits to indicate which device is enabled at any time
- "Device-select" code word is applied to each device, which compares it with its own "device ID" to determine whether it is enabled
- Binary code has fewest bits, but is not always the best choice
- 1-out-of-n code
- An $n$-bit code in which valid code words have one bit equal to 1 and the rest of bits equal to 0
- Shown in Fig. 6 (b)
- Each bit of code word is connected directly to enable input of a corresponding device
- Simplifies design of devices, since they no longer have device IDs
- Inverted 1-out-of-n code
- Valid code words have one 0 bit and the rest of bits equal to 1
- In complex systems, a combination of coding techniques may be used


Figure 6: Control structure for a digital system with $n$ devices: (a) using a binary code; (b) using a 1 -out-of- $n$ code.

- m-out-of-n code
- A generalization of 1-out-of-n code
- Valid code words have $m$ bits equal to 1 and the rest of bits equal to 0
- Can be detected with an m-input AND gate
- Total number of code words $=\binom{n}{m}$
- 8B10B code
- A variation of an m-out-of- $n$ code
- Used in $802.3 z$ Gigabit Ethernet standard
- Uses 10 bits to represent 256 valid code words, or 8 bits worth of data
- Most code words use a 5-out-of-10 coding
- Since $\binom{10}{5}=252$, some 4 - and 6 -out-of-10 words are also used


## Codes for Serial Data Transmission and Storage

## - Parallel data

- Most digital systems transmit and store data in a parallel format
- In parallel data transmission, a separate signal line is provided for each bit of a data word
- In parallel data storage, all of bits of a data word can be written or read simultaneously
- Serial data
- Serial formats allow data to be transmitted or stored one bit at a time
- Serial formats can reduce cost and simplify certain design problems


Figure 7: Basic concepts of serial data transmission.

## Codes for Serial Data Transmission and Storage

- Clock signal defines the rate at which bits are transmitted, one bit per clock cycle
- Bit rate in bits per second (bps) equals clock frequency in cycles per second (Hz)
- Reciprocal of bit rate is called bit time and equals clock period in seconds (s)
- The time occupied by each bit is called a bit cell
- Format of actual signal that appears on line during each bit cell depends on line code
- Non-Return-to-Zero (NRZ)
- The simplest line code
- A 1 is transmitted by placing a 1 on line for entire bit cell, and a 0 is transmitted as a 0
- Synchronization signal
- A serial data-transmission or storage system needs some way of identifying significance of each bit in serial stream
- In Fig. 7, SYNC is 1 for the first bit of each byte


## Codes for Serial Data Transmission and Storage

- A minimum of three signals are needed to recover a serial data stream
- a clock, a synchronization signal, and serial data itself
- In some applications, a separate wire is used for each of these signals
- Reducing number of wires from $n$ to three is savings enough
- But in many applications, cost of having three separate signals is still too high
- Such systems combine all three signals into a single serial data stream
- They use sophisticated analog and digital circuits to recover clock and synchronization information from data stream


## Serial Line Codes



Figure 8: Commonly used line codes for serial data.

## Serial Line Codes

## - NRZ code

- Each bit value is sent on line for the entire bit cell
- The simplest and most reliable coding scheme for short-distance transmission
- It requires a clock signal to be sent along with data to define bit cells
- E.g., without a clock signal, NRZ waveform in Fig. 8 might be interpreted as 01010


## - Digital phase-locked loop (DPLL)

- An analog/digital circuit used to recover a clock signal from a serial data stream
- DPLL works only if serial data stream contains enough 0-to-1 and 1-to-0 transitions
- With NRZ-coded data, DPLL works only if data does not contain any long, continuous streams of 1 s or 0 s


## Serial Line Codes

## - Transition-sensitive media

- They cannot transmit or store absolute 0 or 1 levels, only transitions between two discrete levels
- E.g., a magnetic disc or tape stores information by changing polarity of medium's magnetization in regions corresponding to the stored bits
- NRZ format cannot be used on transition-sensitive media
- Data in Fig. 8 might be interpreted as 01110010 or 10001101
- Non-Return-to-Zero Invert-on-1s (NRZI)
- Can be used on transition-sensitive media
- Sends a 1 as opposite of the level that was sent during previous bit cell, and a 0 as same level
- A DPLL can recover clock from NRZI-coded data as long as data does not contain any long, continuous streams of 0s
- Return-to-Zero (RZ)
- Similar to NRZ except that, for a 1 bit, 1 level is transmitted only for a fraction of bit time, usually $1 / 2$
- Data with a lot of 1 s create lots of transitions for a DPLL to use to recover clock
- A long string of 0s makes clock recovery impossible


## Serial Line Codes

## - DC balance

- DC balanced serial data stream has an equal number of 1 s and 0 s
- Required by some transmission media, e.g. high-speed fiber-optic links
- NRZ, NRZI or RZ data have no guarantee of DC balance
- User data streams usually have more 1s than Os or vice versa
- Balanced code
- Each code word has an equal number of 1 s and 0 s
- Can be achieved by using a few extra bits to code user data
- E.g., 8B10B code
- Codes 8 bits into 10 bits in a mostly 5-out-of-10 code
- Only $\binom{10}{5}=252$ balanced, but $\binom{10}{4}=\binom{10}{6}=210$ unbalanced
- 8B10B associates with each extra 8-bit value a pair of unbalanced code words, one 4-out-of-10 ("light") and the other 6-out-of-10 ("heavy")
- Coder keeps track of running disparity, a bit of information indicating whether the last unbalanced code word transmitted was heavy or light
- When transmitting another unbalanced code word, coder selects the one of the pair with opposite weight
- $252+210=462$ code words to encode 8 bits
- Not all unbalanced code words are used


## Serial Line Codes

- A DPLL can recover a clock signal, but not byte synchronization
- Byte synchronization is achieved by embedding special patterns into long-term serial data stream, recognizing them digitally, and then "locking" onto them
- E.g., if IDLE $=1011011000$ which is sent continuously at system startup, then beginning of code word can be recognized as the bit after three 0s in a row
- Successive code words, even if not IDLE, can be expected to begin at every tenth bit time thereafter
- Bipolar Return-to-Zero (BPRZ) code
- Transmits three signals levels: $+1,0,-1$
- Is like RZ except 1s are alternatively transmitted as +1 and -1
- Is DC balanced, hence possible to send BPRZ streams over transmission media that cannot tolerate a DC component
- BPRZ code has been used in T1 digital telephone links for decades
- Possible to recover a clock signal if there are not too many 0 s in a row
- Zero-code suppression
- If one of bytes is all 0 s, The Phone Company changes second-LSB to 1
- In data applications of T1 links, LSB of each byte is set to 1 $64-\mathrm{Kbps}$ channel $\longrightarrow 56-\mathrm{Kbps}$


## Serial Line Codes

- Manchester or diphase code
- Provides at least one transition per bit cell, regardless of transmitted data pattern
- Makes it very easy to recover clock
- A 0 is encoded as a 0 -to- 1 transition in the middle of bit cell, and a 1 as a 1-to-0 transition
- Its weakness is that it has more transitions per bit cell than other codes
- Requires more media bandwidth to transmit a given bit rate
- Is DC balanced


## Serial Line Codes

- UART (Universal Asynchronous Receiver/Transmitter)
- A circuit that takes bytes of data and transmits individual bits in a sequential fashion
- At destination, a second UART re-assembles bits into complete bytes
- Serial line is high during IDLE state
- Serial bit stream uses following sequence
(1) Start bit (a low bit): For synchronization
(2) Data bits (LSB first): No. of data bits per frame configurable
(3) Parity bit (if enabled): Type of parity configurable
(4) Stop bits (at least one high bit): Indicates end of a frame - returns serial line to IDLE state - length of bits configurable


Figure 9: Standard serial data format.

## Serial Line Codes

- UART baud generator
- Programmable
- User-defined value in read-write divisor register
- Operates at system clock frequency
- Creates a baud rate clock

Divisor register value $=($ system clock frequency $) /($ baud rate $\times 16)$

- Transmitter shifts data out at baud rate
- Creates a receiver reference clock
- Sent along with serial data to receiver
- Baud rate $\times 16$ clock output
- Each data bit is as long as 16 clock pulses
- Receiver tests state of incoming signal on each clock pulse, looking for beginning of start bit
- If apparent start bit lasts at least one-half of bit time, it is valid, if not, the pulse is ignored
- After waiting a further bit time, state of line is again sampled and resulting level clocked into a shift register
- After required number of bit periods (5 to 8 bits) have elapsed, contents of shift register is made available (in parallel fashion) to receiving system


## References

John F. Wakerly, Digital Design: Principles and Practices (4th Edition), Prentice Hall, 2005.

