Design of Digital Systems II Combinational Logic Design Practices (2)

Moslem Amiri, Václav Přenosil

Embedded Systems Laboratory Faculty of Informatics, Masaryk University Brno, Czech Republic amiri@mail.muni.cz

prenosil@fi.muni.cz

Fall, 2014

Decoders

- A decoder is a multiple-input, multiple-output logic circuit that recoder is a martiple-input, martiple-output logic circuit that
converts coded inputs into coded outputs, where input and output codes are different multiple-input, multiple-output logic circuit that
I inputs into coded outputs, where input and output The most commonly used output, where input and output
	- , are amorent
Input code generally has fewer bits than output code
	- There is a one-to-one mapping from input code words into output code words rent
generally has fewer bits than output code
one-to-one mapping from input code words into output code
ne-to-one mapping, each input code word produces a different active-high output output code words are not code. active-low outputs, the code words are 1110, 1110, 1110, 1110, 1110, 1110, 1110, 1110, 1110, 1110, 1110, 1110

than 2*n* values. For example, in the BCD code, the 4-bit combinations 0000

• In a *one-to-one mapping*, each input code word produces a different output code word

Decoders

- Enable inputs must be asserted for decoder to perform its normal mapping function
	- Otherwise, it maps all input code words into a single, "disabled," output code word
- Most commonly used input code is an *n*-bit binary code
	- An *n*-bit word represents one of $2ⁿ$ different coded values
- Most commonly used output code is a 1-out-of-m code
	- \bullet m bits where one bit is asserted at any time

For Secoders: Binary Decoders and the remaining inputs, they are marked with an input **Decoders: Binary Decoders**
• Binary decoder is an *n*-to-2^{*n*} decoder that input combination. This computer can greatly reduce the number of rows of rows of rows and reduce the number of r_{max}

Binary decoder is an *n*-to-2ⁿ decoder in the truth table, as well as make the functions of the inputs more clear.

It has an *n*-bit binary input code and a 1-out-of-2^{*n*} output code

Figure 2: A 2-to-4 decoder: (a) inputs and outputs; (b) logic diagram.

Decoders: Binary Decoders

Table 1: Truth table for a 2-to-4 binary decoder.

	Inputs			Outputs					
ΕN	11	10	Y3	Y2	Y1	Y0			
O	X	X	0	0	0				
1	0	0	ი	0	0				
1		1	0	0					
1		0	ი		0				
1				0					

 \bullet Input code of an *n*-bit binary decoder need not represent integers from 0 through $2^n - 1$

E.g., it can be in Gray code (appropriately assign inputs to outputs)

- It is not necessary to use all of outputs of a decoder, or even to decode all possible input combinations
	- E.g., a BCD decoder decodes only first ten binary input combinations 0000-1001 to produce outputs Y0-Y9

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **5/69**

Decoders: The 74x139 Dual 2-to-4 Decoder

74x139 is a single MSI part containing two independent and identical 2-to-4 decoders

Decoders: The 74x139 Dual 2-to-4 Decoder: (a) logic diagram, including package;

Figure 3: The 74x139 dual 2-to-4 decoder: (a) logic diagram, including pin numbers for a standard 16-pin dual in-line package; (b) traditional logic symbol; (c) logic symbol for one decoder.

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 **7/69**

Decoders: The 74x139 Dual 2-to-4 Decoder

- Outputs and enable input of '139 are active-low
	- Inverting gates are generally faster than noninverting ones
- '139 has extra inverters on its select inputs
	- Without these inverters, each select input would present three AC or DC loads instead of one, consuming much more of fanout budget of device that drives it

Inputs				Outputs					
GL	B	Α	$Y3_L$	$Y2_L$	$Y1_L$	$Y0_L$			
	X	X							
0	O								
	O								
0									

Table 2: Truth table for one-half of a 74×139 dual 2-to-4 decoder

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **8/69**

Decoders: The 74x138 3-to-8 Decoder

for a standard 16-pin dual in-line package; (b) traditional logic symbol. ^R **Figure 5-38** gure 4: The 74x138 3-to-8 decoder: (a) logic diagram, including pin number
a standard 16-pin dual in-line package; (b) traditional logic symbol. Figure 4: The 74x138 3-to-8 decoder: (a) logic diagram, including pin numbers

Decoders: The 74x138 3-to-8 Decoder

Inputs				Outputs									
G1	$G2A-L$	$G2B$ ₋ L	C	B	\overline{A}	Y7 ₋ L		Y6_L Y5_L Y4_L		Y3_L	YZ_L	$Y1-L$	$Y0-L$
$\mathbf{0}$	X	X	\times	X	\times			1			1	1	
X		X	X	X	X								
X	X		\times	X	\times								
	0	0	Ω	Ω	Ω								
	0	0	Ω	0	и							U	
	0	0	Ω		Ω						0		
	0	O	0	٠						0			
	U	U	$\mathbf{1}$	0	Ω				U				
	0	Ω	$\mathbf{1}$	Ω				O					
	U	0	1	٠	Ω		0						
	∩	∩	1	٠	и								

Table 3: Truth table for a 74x138 3-to-8 decoder.

Decoders: Cascading Binary Decoders $\frac{1}{2}$ (3) $\frac{1}{2}$ (

Multiple binary decoders can be used to decode larger code words Julie binary decoders can be used to decode larger code words
Multiple binary decoders can be used to decode larger code words

 \sim

(b) traditional logic

Figure 5: Design of a 4-to-16 decoder using 74x138s.

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 11/69

Decoders: Cascading Binary Decoders

To handle larger code words, binary decoders can be cascaded hierarchically

Decoders: Cascading Binary Decoders

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 13 / 69

Decoders in Verilog The most common decoder circuit is an *n*-to-2*n* decoder or *binary decoder*. Such

binary decoder

coders in Verilog
Table 4: Structural-style Verilog module for the decoder in Fig. 2.

```
DOMAIN SCREED PROFILE SERVICE SERVICE
   ire NOTIO, NOTI1;<br>NV U1 (NOTIO, NOTI1;<br>NV U2 (NOTI1, I1);
   ND3 U3 (Y0, NOTIO, NOTI1, EN);<br>ND3 U4 (Y1,   IO, NOTI1, EN);<br>ND3 U5 (Y2, NOTIO,   I1, EN);<br>ND3 U6 (Y3,   IO,   I1, EN);
                                         For example, \mathcal{F}_{\mathcal{A}} shows the inputs and outputs and \mathcal{F}_{\mathcal{A}} is and outputs and \mathcal{F}_{\mathcal{A}}to, 11, EN, YO, Y1, Y2, Y3);
                                 in the range 0–3. The output code word Y3,Y2,Y1,Y0 has Yi equal to 1 if and only
if the input code word is the binary representation of i and the enable input EN is
enable input
                                 11:INV U1 (NOTIO, I0);
                                 \begin{array}{lll} \text{min} \,, & \text{if} \,\, & \text{if} \,\, & \text{if} \,\, \\ \text{min} \,, & \text{if} \,\, & \text{if} \,\, \\ \text{min} \,, & \text{if} \,\, \\ \text{min} \,, & \text{if} \,\, \\ \text{min} \,\, &AND3 U4 (Y1, I0, NOTI1, EN);
 AND3 U5 (Y2, NOTIO, II, EN);AND3 U6 (Y3, IO, I1, EN);
```


Table 5: Functional-style Verilog module for a 74x138-like 3-to-8 binary decoder.

```
module Vr74x138a(G1, G2A_L, G2B_L, A, Y_L);
   input G1, G2A_L, G2B_L;
  input [2:0] A;
  output [0:7] Y_L;
  reg [0:7] Y_L;always @ (G1 or G2A_L or G2B_L or A) begin
     if (G1 \& ^{\sim}G2A \Lb \& ^{\sim}G2B \Lb)case (A)
           0: Y_L = 8'b01111111;
           1: Y_L = 8' b10111111;2: Y_L = 8' b11011111;3: Y_L = 8' b11101111;4: Y_L = 8' b11110111;<br>5: Y_L = 8' b11111011;
                                      DO NOT COPY
                                      \frac{1}{\frac{1}{\frac{1}{\frac{1}{\omega}}}A} \frac{1}{\frac{1}{\frac{1}{\omega}}}A \frac{1}{\frac{1}{\omega}}A<br>
\frac{1}{\omega}A\frac{1}{\omega}<br>
\frac{1}{\omega}B \frac{1}{\omega}A\frac{1}{\omega}<br>
\frac{1}{\omega}B \frac{1}{\omega}A\frac{1}{\omega}endcase
  end
endmodule
```


\bullet In Tab. 5

- Constants and inversions that handle the fact that two inputs and all outputs are active low are scattered throughout the code
- While its true that most Verilog programs are written almost entirely with active-high signals, if we are defining a device with active-low external pins, we should handle them in a more systematic and easily maintainable way
- Tab. 6
	- Decoder function is defined in terms of only active-high signals
	- The design can be easily modified in just a few well-defined places if changes are required in external active levels

Table 6: Verilog module with a maintainable approach to active-level handling.

```
module Vr74x138b(G1, G2A_L, G2B_L, A, Y_L);
   input G1, G2A_L, G2B_L;
   input [2:0] A;
   output [0:7] Y_L;
   reg G2A, G2B;
   reg [0:7] Y_L, Y;
   always @ (G1 or G2A_L or G2B_L or A or Y) begin
      G2A = \text{``G2A_L}; // Convert inputs
      G2B = \degree G2B L:
      Y_L = "Y; // Convert outputs
      if (G1 & G2A & G2B)
          case (A)0: Y = 8' b10000000;1: Y = 8' b010000002: Y = 8' b001000003: Y = 8' b00010000;P<br>
B<br>
D \frac{6}{5}<br>
DO COPY<br>
DO COPY
                                              \frac{1}{\frac{1}{\frac{1}{\frac{1}{\omega}}}A} \frac{1}{\frac{1}{\omega}} \frac{1}{\frac{1}{\omega}} \frac{1}{\omega} \frac{1}{\endcase
      else Y = 8'b00000000;
   end
endmodule
```


Moslem Amiri, Václav Přenosil Design of Digital Systems II Fall, 2014 17 / 69

Table 7: Hierarchical definition of 74x138-like decoder with active-level handling.

```
module Vr74x138c(G1, G2A L, G2B L, A, Y L);
  input G1, G2A_L, G2B_L;
 input [2:0] A:
 output [0:7] Y_L;
 wire G2A, G2B;
 wire [0:7] Y:
 assign G2A = \text{ } G2A_L; // Convert inputs
 assign G2B = \textdegree G2B_L;
 assign Y_L = Y; // Convert outputs
 Vr3to8deca U1 (G1, G2A, G2B, A, Y);
endmodule
```
Table 8: Verilog functional definition of an active-high 3-to-8 decoder.

```
module Vr3to8deca(G1, G2, G3, A, Y);
  input G1, G2, G3;
  input [2:0] A;
  output [0:7] Y;
  reg [0:7] Y;always @ (G1 or G2 or G3 or A) begin
    if (G1 & G2 & G3)
      case (A)0: Y = 8' b10000000;1: Y = 8' b01000000:2: Y = 8' b00100000:
        3: Y = 8' b000100004: Y = 8' b00001000;5: Y = 8' b00000100:6: Y = 8' b00000010:
        7: Y = 8' b00000001:
        default: Y = 8' b00000000;endcase
    else Y = 8' b00000000;
  end
endmodule
```


Figure 7: Verilog module 74x138c: (a) top level; (b) internal structure using module Vr3to8deca.

Table 9: Behavioral Verilog definition for a 3-to-8 decoder.

```
module Vr3to8decb(G1, G2, G3, A, Y);
 input G1, G2, G3;
 input [2:0] A;
 output [0:7] Y;
 reg [0:7] Y;integer i;
 always @ (G1 or G2 or G3 or A) begin
   Y = 8' b00000000;
   if (G1 & G2 & G3)
      for (i=0; i<=7; i=i+1)if (i == A) Y[i] = 1;end
endmodule
```
Decoders: Seven-Segment Decoders Decoders: Seven-Segment Decoders
• A seven-segment decoder has 4-bit BCD as its input code and \bullet ven-Segment Decoders is graphically depicted in Figure code. Figure 5-44 and Table 5-20 are the logic diagram truth table 5-20 are the logic diagram table and for an

A seven-segment decoder has 4-bit BCD as its input code and where the segment code" as its output code

 DO NOT COPY
 DO NOT COPY
 DO NOT COPY
 DO NOT NOT COPY
 DO NOT

in 10 من المسلم المسلم.
Figure 9: **The 74x49 seven-segment decoder: (a) logic diagram, including pin** numbers; (b) traditional logic symbol.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 22 / 69

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 23 / 69

- Each output of 74x49 is a minimal POS realization for corresponding segment, assuming don't-cares for non-decimal input combinations
- INVERT-OR-AND structure used for each output is equivalent to an AND-OR-INVERT gate, which is a fast and compact structure to build in CMOS or TTL
- Modern seven-segment display elements have decoders built into them
	- A 4-bit BCD word can be applied directly to device

Table 11: Verilog program for a seven-segment decoder.

```
module Vr7seg(A, B, C, D, EN,
             SEGA. SEGB. SEGC. SEGD. SEGE. SEGF. SEGG):
 input A, B, C, D, EN;
 output SEGA, SEGB, SEGC, SEGD, SEGE, SEGF, SEGG;
 reg SEGA, SEGB, SEGC, SEGD, SEGE, SEGF, SEGG;
 reg [1:7] SEGS;
 always @ (A or B or C or D or EN) begin
   if (EN)
     case ( {D, C, B, A} )// Segment patterns
                    abcdefg
       0: SEGS = 7'b1111110; // 0
       1: SEGS = 7'b0110000; // 1
       2: SEGS = 7'b1101101; // 2
       3: SEGS = 7'b1111001; // 3
       4: SEGS = 7'b0110011: // 4
       5: SEGS = 7'b1011011: // 5
       6: SEGS = 7'b0011111: // 6 (no 'tail')
       7: SEGS = 7' b1110000: // 7
       8: SEGS = 7'b1111111; // 8
       9: SEGS = 7'b1110011; // 9 (no 'tail')
       default SEGS = 7'bx;
     endcase
   else SEGS = 7'b0;
   {SEGA, SEGB, SEGC, SEGD, SEGE, SEGF, SEGG} = SEGS;end
endmodule
```
Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **25 / 69**

Encoders

If a device's output code has fewer bits than input code, it is called an encoder Encoders
 • If a device's output code has fewer bits than input code, it is called a

encoder the corresponding corresponding the corresponding in the corresponding the contomation of the called an the vie
In the *n* entied an integral, and the cancer can be called an integration of the called an integration of the be built from *n* 2*n*[−]1-input OR gates. Bit *i* of the input code is connected to OR

Y2 = I4 + I5 + I6 + I7

- - Its input code is 1 -out-of- $2ⁿ$ code and its output code is n -bit binary

Figure 10: Binary encoder: (a) general structure; (b) 8-to-3 encoder.

PO = $11 + 13 + 15 + 17$
 P1 = $12 + 13 + 16 + 17$
 P2 = $14 + 15 + 16 + 17$
 Poslem Amiri. Václav Přenosil Design of Digital Systems II $Y0 = I1 + I3 + I5 + I7$ $Y1 = 12 + 13 + 16 + 17$ $Y2 = 14 + 15 + 16 + 17$

Design of Digital Systems II Fall. 2014 **26 / 69**

Encoders: Priority Encoders

- Consider a system with 2^n inputs, each of which indicates a request for service
	- This structure is often found in microprocessor input/output subsystems where inputs might be interrupt requests
	- Binary encoder works properly only if inputs are guaranteed to be asserted at most one at a time
	- If multiple requests can be made simultaneously, the encoder gives undesirable results

ITE 11: A system with 2ⁿ requestors, and a "request encoder" that indicates
Ch request signal is asserted at any time.
En Amiri, Václav Přenosil Design of Digital Systems II Fall, 2014 27 / 69 which request signal is asserted at any time. in puts I2 and I4 of the 8-to-3 encoder are both 1; then the output is 110, the output is 110, the ou Figure 11 : A system with $2ⁿ$ requestors, and a "request encoder" that indicates

binary encoding of 6. Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 27 / 69

Encoders: Priority Encoders *priority encoder* **Encoders: Priority Encoders** produces the number of the highest-priority requestor. Such a device is called a

- \bullet We assign priority to input lines, so that when multiple requests are asserted, encoder produces the number of the highest-priority requestor • We assign priority to input lines, so that
asserted, encoder produces the number of
requestor
as Such a device is called **priority encode**
	- . Such a device is called priority encoder

Figure 12: Logic symbol for a generic 8-input priority encoder.

Moslem Amiri, Václav Přenosil
Design of Digital Syster Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 **28 / 69**

Encoders: Priority Encoders

• Logic equations for priority encoder's outputs (Fig. 12)

- \bullet Input 17 has the highest priority
- Outputs A2–A0 contain number of the highest-priority asserted input
- IDLE is asserted if no inputs are asserted
- First we define eight intermediate variables H0-H7
- Using H0–H7, equations for A2–A0 are similar to ones for a binary encoder

$$
H7 = 17
$$

\n
$$
H6 = 16 \cdot 17'
$$

\n
$$
H5 = 15 \cdot 16' \cdot 17'
$$

\n:
\n
$$
H0 = 10 \cdot 11' \cdot 12' \cdot 13' \cdot 14' \cdot 15' \cdot 16' \cdot 17'
$$

\n
$$
A2 = H4 + H5 + H6 + H7
$$

\n
$$
A1 = H2 + H3 + H6 + H7
$$

\n
$$
A0 = H1 + H3 + H5 + H7
$$

\n
$$
IDLE = 10' \cdot 11' \cdot 12' \cdot 13' \cdot 14' \cdot 15' \cdot 16' \cdot 17'
$$

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **29 / 69**

Encoders: The 74x148 Priority Encoder *74x148* **Priority Encoder**
 DO NOTE:

74x148 is an MSI 8-input priority encoder

ol for the 74x148 8-input priority encoder. Figure 13: Logic symbol for the 74x148 8-input priority encoder.

agram for the 74x148 8-input priority enc Figure 14: Logic diagram for the 74x148 8-input priority encoder, including pin numbers for a standard 16-pin dual in-line package.

Table 12: Truth table for a 74x148 8-input priority encoder.

- Instead of an IDLE output, '148 has a GS_L (Group Select) output
	- It is asserted when device is enabled and one or more of request inputs are asserted
- EO_L signal is an enable output used for cascading
	- It is designed to be connected to EIL input of another '148 that handles lower-priority requests
	- EO_L is asserted if EI_L is asserted but no request input is asserted; thus, a low-priority '148 may be enabled

Copyright © 1999 by John F. Wakerly Copying Prohibited Figure 15: Four 74x148s cascaded to handle 32 requests.

Moslem Amiri, Václav Přenosil **Brandes Moslem Brandes [Design of Digital Systems II](#page-0-0)** Fall, 2014 **34 / 69**

\bullet In Fig. 15

- There are 32 request inputs and a 5-bit output, RA4–RA0, indicating the highest-priority requestor
- Since A2–A0 outputs of at most one '148 will be enabled at any time, outputs of individual '148s can be ORed to produce RA2–RA0
- Individual GS_L outputs can be combined in a 4-to-2 encoder to produce RA4 and RA3
- RGS output is asserted if any GS output is asserted

Table 13: Behavioral Verilog module for a 74x148-like 8-input priority encoder.

```
module Vr74x148(EI_L, I_L, A_L, EO_L, GS_L);
  input EI_L;
  input [7:0] I_L;
  output [2:0] A_L;
  output EO_L, GS_L;
  reg [7:0] I;
  reg [2:0] A, A_L;
  reg EI, EO_L, EO, GS_L, GS;
  integer i;
  always @ (EI_L or EI or I_L or I or A or EO or GS) begin
   EI = "EI_L; I = "I_L; // convert inputs
   EO_L = \tilde{C}EO; GS_L = \tilde{C}GS; A_L = \tilde{A}; // convert outputs
   EO = 1; GS = 0; A = 0; // default output values
   begin
      if (EI == 0) E0 = 0:
      else for (j=0; j<=7; j=j+1) // check low priority first
             if (I[i]=1)begin GS = 1; EO = 0; A = j; end
   end
  end
endmodule
```


Three-State Devices: Three-State Buffers **DO NOT COPY CONTINUES**

The most basic three-state device is a *three-state buffer*, often called a three-state driver hree-State Devices: Inree-State Butlers
• The most basic three-state device is a *three-state buffer*, often called a
three-state driver **Figure 5-52** Various three-state buffers: (a) noninverting, active-high enable; t basic three-state device is a *three-state buffer*, of

DO NOT COPY level by other circuits depends on the input characteristics of those circuits, so it's When enable input is asserted, device behaves like an ordinary buffer **DEFINING** inverting, active-low enable. σ actual voltage level of a floating signal depends on circuit details, such as σ (b) non-inverting, active-low enable; (c) inverting, active-high enable; (d)

(a) (b) (c) (d)

- best not to count on a floating signal as being anything other than "undefined." or inverter
- When enable input is negated, device output floats
- or inverter
• When enable input is negated, device output floats
• It goes to a high-impedance (Hi-Z), disconnected state and functionally
behaves as if it were not even there It goes to a high-impedance (Hi-Z), disconnected state and functionally $\frac{1}{2}$ behaves as if it were not even there
- line," as long as only one device talks on the line at a time Three-state devices allow multiple sources to share a single "party

Three-State Devices: Three-State Buffers

Do Figure 17: Eight sources sharing a three-state party line.
Moslem Amiri, Václav Přenosil **Designet Digital Systems II** Fall, 2014

data book, *t*pLZ and *t*pHZ are both less than *t*pZL and *t*pZH; also see Section 3.7.3.) Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 38 / 69

- Three-state devices are designed so that they go into Hi-Z state faster than they come out of Hi-Z state
	- t_{pLZ} and t_{pHZ} are both less than t_{pZL} and t_{pZH}
	- If outputs of two three-state devices are connected to same party line, and we simultaneously disable one and enable other, the first device will get off party line before the second one gets on
	- If both devices were to drive party line at same time, and if both were trying to maintain opposite output values (0 and 1), then excessive current would flow and create noise in system (fighting)
- Delays and timing skews in control circuits make it difficult to ensure that enable inputs of different three-state devices change simultaneously
	- Even when this is possible, a problem arises if three-state devices from different-speed logic families are connected to same party line
	- t_{pZL} or t_{pZH} of a fast device may be shorter than t_{pLZ} or t_{pHZ} of a slow one

Three-State Devices: Three-State Buffers

- The only safe way to use three-state devices is to design control logic that guarantees a **dead time** on party line during which no one is driving it
	- Dead time must be long enough to account for worst-case differences between turn-off and turn-on times of devices and for skews in three-state control signals

Figure 18: Timing diagram for the three-state party line of Fig. 17.

Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 **40 / 69**

Three-State Devices: SSI and MSI Three-State Buffers -State Devices: SSI and MSI Three-State Buffers
h of 74x125 and 74x126 contains four independent non-inverting on Ctato Dovices: CCI and MCI Thron Ctato Duff Thus, to reduce the participations, modern wide-business, modern commonly consider the participations, $\frac{1}{2}$

 \bullet Each of 74x125 and 74x126 contains four independent non-inverting three-state buffers in a 14-pin package

Figure 19: Pinouts of the 74x125 and 74x126 three-state buffers.

- Most party-line applications use a bus with more than one bit of data
	- E.g., in an 8-bit microprocessor system, data bus is eight bits wide, and peripheral devices place data on bus eight bits at a time
	- A peripheral device enables eight three-state drivers to drive bus, all at the same time
- To reduce package size in wide-bus applications, MSI parts contain multiple three-state buffers with common enable inputs

⁴⁸ ⁽⁸⁾
Figure 20: The 74x541 octal three-state buffer: (a) logic diagram, including
numbers for a standard 20-pin dual in-line package; (b) traditional logic sym $4\lambda +$ 1 Microprocessor numbers for a standard 20-pin dual in-line package; (b) traditional logic symbol. Figure 20: The 74x541 octal three-state buffer: (a) logic diagram, including pin

Moslem Amiri, Václav Přenosil **Design of Digital Systems II Called Amiri**, 2014 microprocessor input Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 43 / 69

Figure 21: Using a 74x541 as a microprocessor input port.

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 44/69

- In Fig. 21, microprocessor selects Input Port 1 (top 74x541) by asserting INSEL1 and requests a read operation by asserting READ
	- Selected 74x541 responds by driving microprocessor data bus with user-supplied input data
	- Other input ports may be selected when a different INSEL line is asserted along with READ
- A bus transceiver contains pairs of three-state buffers connected in opposite directions between each pair of pins, so that data can be transferred in either direction
	- A bus transceiver is typically used between two **bidirectional buses**

DOM
DOM
Design of Digital Systems II Fall, 2014 traditional logic symbol. **An electrical characteristic of the in** improves noise immunity, as we explained in Section 3.7.2. The 74x541 inputs

Moslem Amiri, Václav Přenosil Design of Digital Systems II Fall, 2014 46 / 69

 3500 Chapter 5 Combinational Logic Design \sim

DO NOTE COPY AND THE COPY OF COPY AND SERVE COPY
Design of Digital System (Letter Copy) Figure 23: Bidirectional buses and transceiver operation. able. For example, the *74x540* is identical to the 74x541 except that it contains

Moslem Amiri, Václav Přenosil **17 / 69** [Design of Digital Systems II](#page-0-0) Fall, 2014 **47 / 69**

Design Of Digital Systems in Decision Contract Contract Of Digital Systems in

Table 14: Modes of operation for a pair of bidirectional buses.

348 Chapter 5 Combinational Logic Design Practices

Table 15: Verilog module for a 74x541-like 8-bit three-state driver.

```
module Vr74x540(G1 L. G2 L. A. Y):
  input G1_L, G2_L;
  input [1:8] A;
  output [1:8] Y;
  assign Y = (TGL_L & TGL_L) ? A : 8'bz;endmodule
```


 $Fall. 2014$ 49 / 69

Table 16: Verilog module for a 74x245-like 8-bit transceiver.

```
module Vr74x245(G_L, DIR, A, B);
                             input G_L, DIR;
                             inout [1:8] A, B;
assign A = (^{\circ}G_{L}L \& ^{\circ}DIR) ? B : 8'bz;<br>assign B = (^{\circ}G_{L}L \& ^{\circ}DIR) ? A : 8'bz;<br>endmodule
```


Table 17: Verilog module for a four-way, 8-bit bus transceiver.

```
module VrXcvr4x8(A, B, C, D, S, AOE_L, BOE_L, COE_L, DOE_L, MOE_L);
  input [2:0] S;
  input AOE_L, BOE_L, COE_L, DOE_L, MOE_L;
  inout [1:8] A, B, C, D;
  reg [1:8] ibus;
  always @ (A or B or C or D or S) begin
    if (S[2] == 0) ibus = \{4\{S[1:0]\}\}:
    else case (S[1:0])0: ibus = A;
      1: ibus = B;2: ibus = C:3: ibus = D:
    endcase
  end
  assign A = ((^{\circ}AOE_L \& ^{\circ}MOE_L) \& (S[2:0] != 4)) ? ibus : 8'bz;
  assign B = ((\nabla B) \times \nabla B) \times (\nabla B) \times (\nabla C) (S[2:0] != 5)) ? ibus : 8'bz;
  assign C = ((\text{COE}_L \& \text{MOE}_L) \& \& \text{(S[2:0]} := 6)) ? ibus : 8'bz;
  assign D = ((\nabla D)E_{L} \& \wedge MDE_{L}) \& (S[2:0] := 7)) ? ibus : 8'bz;
endmodule
```
Tab. 17

- \bullet Transceiver handles four 8-bit bidirectional buses, A[1:8], B[1:8], $C[1:8]$, and $D[1:8]$
- Each bus has its own output enable input, AOE L–DOE L, and a master enable input MOE₋L must also be asserted for any bus to be driven
- \bullet The same source of data is driven to all buses, as selected by $S[2:0]$
	- \bullet If S2 = 0, buses are driven with a constant value
	- When selected source is a bus, the selected source bus cannot be driven, even if it is output-enabled

Table 18: Bus-selection codes for a four-way bus transceiver.

Multiplexers **DO NOTE AND ACCEPTANCE IN A REPORT OF A**

- A multiplexer is a digital switch must be switched from multiple sources to a destination. A common application. A common application \mathcal{L}
	- It connects data from one of n sources to its output connects data from one of n sources to its output

Figure 24: Multiplexer structure: (a) inputs and outputs; (b) functional equivalent.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **53 / 69**

Multiplexers

- Fig. 24(a) shows inputs and outputs of an n -input, b-bit multiplexer
	- There are s inputs that select among *n* sources, so $s = \lceil \log_2 n \rceil$
	- When $EN = 0$, all of outputs are 0

Multiplexers: Standard MSI Multiplexers
Noting a second that the set of t

Figure 25: The 74x151 8-input, 1-bit multiplexer: (a) logic diagram, including pin numbers for a standard 16-pin dual in-line package; (b) traditional logic symbol.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 55 / 69

Multiplexers: Standard MSI Multiplexers

Table 19: Truth table for a 74x151 8-input, 1-bit multiplexer.

	Inputs		Outputs		
$EN_{-}L$	C	Β	A	Y	Y_{-L}
1	X	\times	\times	0	1
0	0	0	0	D ₀	D ₀ '
0	0	0	1	D1	D1'
0	0	1	0	D ₂	D2'
0	0	1	1	D3	D3'
0	1	0	0	D4	D4'
0	1	0	1	D5	D5'
0	1	1	0	D6	D6'
0	1	1	1	D7	'רח

Multiplexers: Standard MSI Multiplexers blexers: Standard MSI Multiplexers
——————————————————— tandard MSI Multiplexers[.] (a) logic diagram, the standard \sim

Figure 26: The 74x157 2-input, 4-bit multiplexer: (a) logic diagram, including pin numbers for a standard 16-pin dual in-line package; (b) traditional logic symbol.

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 57 / 69

Multiplexers: Standard MSI Multiplexers

Table 20: Truth table for a 74x157 2-input, 4-bit multiplexer.

Inputs			Outputs					
G.	ς	1Y	2Υ	3Y				
	X							
0		1Α	2A	3A	А			
\mathbf{I}		1B	2B	3B	В			

Multiplexers: Standard MSI Multiplexers Straditional logical control symbol for the

 $\frac{1}{\sqrt{2}}$

Table 21: Truth table for a 74x153 4-input, 2-bit multiplexer. Table 21: **Truth table for a 74×153**

4-input, 2-bit multiplexer.
 D $\frac{74\times153}{4}$ $\sum_{i=1}^{n} a_i$ $\sum_{i=1}^{n} a_i$

 $\overline{1}$ G $\overline{$

Figure 27: Traditional logic symbol for the 74x153.

Multiplexers: Standard MSI Multiplexers

- Some multiplexers have three-state outputs
	- Enable input, instead of forcing outputs to zero, forces them to Hi-Z state
	- \bullet Three-state outputs are useful when *n*-input muxes are combined to form larger muxes

Multiplexers: Expanding Multiplexers

- Size of an MSI multiplexer seldom matches characteristics of problem at hand
	- E.g., an 8-input, 32-bit multiplexer might be used in design of a processor
	- We use 32 74x151 8-input, 1-bit multiplexers, each handling one bit of all inputs and output
	- Processor's 3-bit register-select field is connected to A, B, and C inputs of all 32 muxes, so they all select same register source at any given time
- Another dimension in which multiplexers can be expanded is number of data sources
	- E.g., a 32-input, 1-bit multiplexer

Multiplexers: Expanding Multiplexers

Figure 28: Combining 74x151s to make a 32-to-1 multiplexer.

Moslem Amiri, Václav Přenosil **Brandes Moslem Brandes [Design of Digital Systems II](#page-0-0)** Fall, 2014 **62 / 69**

Multiplexers: Expanding Multiplexers

- 74x251 is identical to '151 in its pinout and its internal logic design, except that Y and Y ₋L are three-state outputs
	- 32-to-1 multiplexer can also be built using 74x251s
		- The circuit is identical to Fig. 28, except that output NAND gate is eliminated
		- Instead, Y outputs of four '251s are simply tied together

Multiplexers, Demultiplexers, and Buses The 32-to-1 multiplexer can also be built using 74x251s. The circuit is ers. Demultiplexers, and Buses that the output \sim Instead, the Y (and, if desired, Y_L) outputs of the four Z_L

- A multiplexer can be used to select one of \emph{n} sources of data to ${\tt transmit~on~a~bus}$ **A** multiplexer can be used to select one of *n* sources of data transmit on a bus
At far end of bus. a demultiplexer can be used to route buse iexer can be used to select one of n sources of data
	- At far end of bus, a demultiplexer can be used to route bus data to one of m destinations α chu of bus, a **uchluitipiexer** can be

Figure 29: A multiplexer driving a bus and a demultiplexer receiving the bus: (a) switch equivalent; (b) block-diagram symbols.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **64 / 69**

Multiplexers, Demultiplexers, and Buses one are \mathbf{r} the selected output equals the data input. This definition may be definite may be definition may be definition of \mathbf{r} generalized for a *b*-bit, *n*-output demultiplexer; such a device has *b* data inputs, and its *s* select inputs choose one of *n* = 2*^s*

Function of a demultiplexer is inverse of a multiplexer's \bullet i direction of a demutifylexer is inverse or a multiplexer

- A *b*-bit, *n*-output demultiplexer has *b* data inputs and *s* inputs to select one of $n = 2^s$ sets of b data outputs Function of a demultiplexer is inverse of a multiplexer's

• A *b*-bit, *n*-output demultiplexer has *b* data inputs and *s* inputs to seled

one of $n = 2^s$ sets of *b* data outputs \bullet A *b*-bit. *n*-output demultiplexer has *b* data inputs and 2.42×10^{-4} m m and m and m and m
-

sets of *b* data outputs.

DO NOT COPY Figure 5-67 Using a 2-to-4 binary decoder as a 1-bit, 4-output demultiplexer: Figure 30:Using a 2-to-4 binary decoder as a 1-bit, 4-output demultiplexer: (a) generic decoder; (b) 74x139. (a) generic decoder; (b) 74x139.

• Decoder's enable input is connected to data line, and its select inputs determine which of its output lines is driven with data bit \sim 1.116L8 as shown in Figure 5-68 and Table 5-68. Secondary 5-68 and Table 5-36. Secondary 5-36. Secondary 5-36. Secondary 5-68. Secondary 5-48. Secondary 5-36. Secondary 5-36. Secondary 5-36. Secondary 5-36. Secondary determine which of its output lines is driven with data bit

Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 65 / 69

DO N[OT C](#page-0-0)OPY

Multiplexers in Verilog

Table 22: Dataflow Verilog program for a 4-input, 8-bit multiplexer.

```
module Vrmux4in8b(YOE_L, EN_L, S, A, B, C, D, Y);
  input YOE_L, EN_L;
  input [1:0] S;
  input [1:8] A, B, C, D;
  output [1:8] Y;
  assign Y = ("YOE_L == 1'b0) ? 8'bz : (("EN_L == 1'b0) ? 8'b0 : ((S == 2' d0) ? A : ((S == 2' d1) ? B : ((S == 2' d2) ? C : ((S == 2'd3) ? D : 8'bx))));
```
endmodule

Multiplexers in Verilog

Table 23: Behavioral Verilog module for a 4-input, 8-bit multiplexer.

```
module Vrmux4in8bc(YOE_L, EN_L, S, A, B, C, D, Y);
 input YOE_L, EN_L;
 input [1:0] S;
 input [1:8] A, B, C, D;
 output [1:8] Y;
 reg [1:8] Y;always @ (YOE_L or EN_L or S or A or B or C or D) begin
    if (^{\circ}YOE_L == 1'b0) Y = 8'bz;
    else if ("EN L == 1'b0) Y = 8'b0;
    else case (S)2'd0: Y = A;
     2' d1: Y = B;2'd2: Y = C;2' d3: Y = D;
      default: Y = 8'bx;endcase
 end
endmodule
```
Multiplexers in Verilog

Table 24: Behavioral Verilog program for a specialized 4-input, 18-bit multiplexer.

```
module Vrmux4in18b(S, A, B, C, D, Y);
  input [2:0] S;
  input [1:18] A, B, C, D;
  output [1:18] Y;
 reg [1:18] Y;always @ (S or A or B or C or D)
    case(S)3'd0, 3'd2, 3'd4, 3'd6: Y = A;3'd1, 3'd7: Y = B;3'd3: Y = C:3'd5: Y = D;default: Y = 8'bx;endcase
endmodule
```
Table 25: Function table for a specialized 4-input, 18-bit multiplexer.

References

John F. Wakerly, Digital Design: Principles and Practices (4th Edition), PRENTICE HALL, 2005.