Design of Digital Systems II Sequential Logic Design Practices (1)

Moslem Amiri, Václav Přenosil

Embedded Systems Laboratory Faculty of Informatics, Masaryk University Brno, Czech Republic amiri@mail.muni.cz

prenosil@fi.muni.cz

Fall, 2014

Timing Diagrams and Specifications **D** \overline{D} Discusses and Constitutions timing diagram is drawn as if the minimum value of *t*ffpd is zero; a complete

hold times with respect to the clock. Figure 1: A detailed timing diagram showing propagation delays and setup and

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **2/63**

Timing Diagrams and Specifications

\bullet In Fig. 1

- First line shows system clock and its nominal timing parameters
- Second line shows that flip-flops change their outputs at some time between rising edge of $CLOCK$ and time t_{ffod} afterward
	- External circuits that sample these signals should not do so while they are changing
- \bullet Third line shows t_{comb} required for flip-flop output changes to propagate through combinational logic elements, such as flip-flop excitation logic
- Excitation inputs of flip-flops and other clocked devices require a setup time of t_{setup} as shown in fourth line
- For proper circuit operation: $t_{clk} t_{ffpd} t_{comb} > t_{setup}$
- Timing margins indicate how much "worse than worst-case" the individual components of a circuit can be without causing circuit to fail

Well-designed systems have positive, nonzero timing margins

- Setup-time margin: $t_{clk} t_{ffpd(max)} t_{comb(max)} t_{setup}$
- For proper circuit operation: $t_{ffpd(min)} + t_{comb(min)} > t_{hold}$
- \bullet Hold-time margin: $t_{ffpd(min)} + t_{comb(min)} t_{hold}$

Moslem Amiri, V´aclav Pˇrenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 3 / 63

Timing Diagrams and Specifications

- In most circuits, there are timing differences between different flip-flop inputs or combinational-logic signals
	- E.g., one flip-flop's Q output may be connected directly to another flip-flop's D input
		- \bullet t_{comb} for that path is zero, while another's may go through a long combinational path before reaching a flip-flop input
	- When proper synchronous design methodology is used, these relative timings are not critical, since none of these signals affect state of circuit until a clock edge occurs
	- Merely finding longest delay path in one clock period to determine whether circuit will work is enough
		- Requires analyzing several different paths in order to find worst-case one

Timing Diagrams and Specifications and other figures in this and other figures in this and other figures in th with the idea that the clock is a "perfection" reference signal.

Figure 2: Functional timing of a synchronous circuit.

- Functional timing diagram shows only functional behavior and is not concerned with actual delay amounts
	- Lining up everything on clock edge allows timing diagram to display more clearly which functions are performed during each clock period
	- Shading or cross-hatching is used to indicate "don't-care" signal values

SSI Latches and Flip-Flops

- SSI latches and flip-flops have been eliminated to a large extent in modern designs as their functions are embedded in PLDs and FPGAs
	- Nevertheless, some of them still appear in many digital systems

Figure 3: Pinouts for SSI latches and flip-flops.

SSI Latches and Flip-Flops

- \bullet In Fig. 3
	- The only latch is 74x375, which contains four D latches
		- Because of pin limitations, latches are arranged in pairs with a common C control line for each pair
	- The most important device is 74x74
		- It contains two independent positive-edge-triggered D flip-flops with preset and clear inputs
	- 74x109 is a positive-edge-triggered J- \overline{K} flip-flop with an active-low K input
	- Another J-K flip-flop is 74x112, which has an active-low clock input

Switch Debouncing

- A common application of bistables and latches is switch debouncing
- Switches connected to sources of constant logic 0 and 1 are often used in digital systems to supply user inputs
- A simple make or break operation done by slow-moving humans, has several phases in high-speed digital logic

- Fig. 4 shows how a single-pole, single-throw (SPST) switch is used to generate a single logic input
	- After wiper hits bottom contact, it bounces a few times before finally settling
		- Results in several transitions on SW L and DSW
		- **This behavior is called contact bounce**
	- Typical switches bounce for 10-20 ms, a very long time compared to switching speeds of logic gates
- Contact bounce is a problem if a switch is used to count or signal some event
	- We must provide a circuit to debounce switch

Switch Debouncing

Section 8.2 Latches and Flip-Flops 571

Switch Debouncing

- Fig. 5 shows a switch debouncing application for bistable element
	- This circuit uses a single-pole, double-throw (SPDT) switch
	- Before button is pushed
		- \bullet Top contact holds SW at 0 V \rightarrow a valid logic 0
	- When button is pushed and contact is broken
		- Feedback in bistable holds SW at V_{OL} \longrightarrow still a valid logic 0
		- V_{OL} = output low voltage (\leq 0.5 V for TTL)
	- When wiper hits bottom contact
		- Suddenly, SW₋L is shorted to ground
		- A short time later, forced logic 0 on SW L propagates through two inverters of bistable
		- At this point, top inverter output is no longer shorted to ground
		- Feedback in bistable maintains logic 0 on SW L even if wiper bounces off bottom contact
	- Advantages of this circuit
		- It has a low chip count
		- No pull-up resistors are required
		- Both polarities of input signal (active-high and active-low) are produced

• In situations where momentarily shorting gate outputs must be avoided, a $\overline{S} - \overline{R}$ latch and pull-up resistors are used

Switch Debouncing **Switch DO NOTE:** The contract of the α similar circuit can be designed using a S-R lattice and pull-up resistors, α

Figure 6: Switch input using an $S - R$ latch for debouncing.

Multibit Registers and Latches. Both CLR and to the asynchronous clear signal (CLR) **D** α and α and β and $\$

ntibit inegisters and Eatches
A collection of two or more D flip-flops with a common clock input is called a register on of two or more D flip-flops with a commo

Figure 7: The 74x175 4-bit register: (a) logic diagram, including pin numbers for a standard 16-pin dual in-line package; (b) traditional logic symbol.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 13 / 63

Multibit Registers and Latches

- In 74x175, both CLK and CLR_L are buffered before fanning out to four flip-flops
	- A device driving one of these inputs sees only one unit load instead of four
- 74x174 is similar to 74x175, except that it eliminates active-low Final Logic Individual Logic Design Practice Section Control Control Control Control Control Operation Control O

[DO](#page-0-0)B
DOPE THE 74x174 6-bit register.
 Dopths 14 / 63
 Dopths II
 Dopths II
 Dopths II
 Dopths II
 Dopths II
 Dopths II $\overline{\text{at}}$ register. Figure 8: Logic symbol for the 74x174 6-bit register.

Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 14 / 63

Many digital systems process information 8, 16, or 32 bits at a time • ICs that handle eight bits are very popular

drives an active-high output. All of the three-state buffers are enabled by a

Figure 9: The 74x374 8-bit register: (a) logic diagram, including pin numbers for a standard 20-pin dual in-line package; (b) traditional logic symbol.

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 16 / 63

Multibit Registers and Latches

\bullet 74 \times 374

- It contains eight edge-triggered D flip-flops that all sample their inputs and change their outputs on rising edge of a common CLK input
- Each flip-flop output drives a three-state buffer that in turn drives an active-high output
- All of three-state buffers are enabled by a common active-low OE L (output enable) input
- Control inputs (CLK and OE₋L) are buffered so that they present only one unit load to a device that drives them

Multibit Registers and Latches The *74x377*, whose symbol is shown in Figure 8-13(a), is an edge-

- 74x373 is a variation of 74x374 which uses D latches instead of edge-triggered flip-flops S and Latches
**ion of 74x374 which uses D latches instead of
-flops
low corresponding inputs whenever C is asserted and latch
values when C is negated** triggered register like the '374, but it does not have three-state outputs. Instead, p is the p is used as an active-low clock enable in E is a finite p . If E
	- thiggered mp nops
Its outputs follow corresponding inputs whenever C is asserted and latch the last input values when C is negated
the last input values when C is negated

Figure 10: Logic symbol for the 74x373 8-bit latch.

- \bullet 74x273 is another variation of 74x374 which has non-three-state outputs and no OE_L input **DOMAGNISH Multibit Registers and Latches**

■ 74×273 is another variation of 74×374 which has non-three-state

outputs and no OE_L input

■ It uses pin 1 for an asynchronous clear input CLR_L
- It uses pin 1 for an asynchronous clear input CLR_L

Figure 11: Logic symbol for the 74x273 8-bit register.

DO NOT [CO](#page-0-0)PY Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 19 / 63

Multibit Registers and Latches of the Registers and Latches
2002⁷⁷ is an adge triggered register like 1274, but it does not base \overline{D} $\overline{\mathbf{D}}$ ste

- 74x377 is an edge-triggered register like '374, but it does not have three-state outputs If It are extate outputs
 IF EN LE is asserted (LOW) at rising edge of clock, flip-flops are loaded
 DOC NOTE COPY is asserted (LOW) at rising edge of clock, flip-flops are loaded 5D ¹³ 5Q ¹² state butput 7D 17 16 7Q 8D 18 19 8Q
	- Instead, pin 1 is used as an active-low clock enable input EN L
- from data inputs; otherwise, they retain their present values $\sum_{i=1}^{n}$ and $\sum_{i=1}^{n}$ and $\sum_{i=1}^{n}$ and $\sum_{i=1}^{n}$ of $\sum_{i=1}^{n}$

5D ¹³

 \overline{a}

logical behavior of one bit. Wakerly Copying Prohibited and Prohibited Prohibited Prohibited Assembly Prohibit Figure 12: The 74x377 8-bit register with gated clock: (a) logic symbol; (b)

Registers and Latches in Verilog

Table 1: Verilog behavioral module for a D latch.

```
module VrDlatch( C, D, Q, QN );
  input C. D:
 output Q, QN;
 reg Q, QN;always @ (C or D or Q) begin
    if (C == 1) 0 \le D; else 0 \le 0;
    ON \leq 10:
  end
endmodule
```
Tab. 1

- We could omit "else $Q \le Q$ " clause and get the same results
- Such code would not say what to do when C is 0, so compiler would infer a latch
- It is better coding style to use an explicit else clause for "latch closed" case

Registers and Latches in Verilog

Table 2: Behavioral Verilog for a positive-edge-triggered D flip-flop.

```
module VrDff(CLK, D, Q);
  input CLK, D;
  output Q;
  reg Q;always @ (posedge CLK)
    0 \leq D:
endmodule
```
To describe edge-triggered behavior in a flip-flop, we need to use Verilog's posedge or negedge keyword in sensitivity list of an always statement

Table 3: Verilog module for a 16-bit register with many features.

```
module Vrreg16( CLK, CLKEN, OE_L, CLR_L, D, Q );
  input CLK, CLKEN, OE_L, CLR_L;
 input [1:16] D;
 output [1:16] Q;
 reg [1:16] IQ;always @ (posedge CLK or negedge CLR_L)
   if (CLR L==0) IO \le 16'b0:
    else if (CLKEN==1) IQ \leq D;
    else IO \leq IOassign Q = (OE_L == 0) ? IQ : 16'bz;
endmodule
```
- Registers can be modeled by defining data inputs and outputs to be vectors, and additional functions can be included
- Tab. 3
	- Models a 16-bit register with three-state outputs and clock-enable, output-enable, and clear inputs

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **23 / 63**

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **24 / 63**

• PAL16R8

- It is representative of first generation of sequential PLDs, which used bipolar (TTL) technology
- It has eight primary inputs, eight outputs, and common clock and output-enable inputs, and fits in a 20-pin package
- It has edge-triggered D flip-flops between AND-OR array and its eight outputs, O1-O8
- Each flip-flop drives an output pin through a 3-state buffer
- Registered output pins contain complement of signal produced by AND-OR array
- Possible inputs to AND-OR array are eight primary inputs (I1-I8) and eight D flip-flop outputs
- Connection from D flip-flop outputs into AND-OR array makes it easy to design shift-registers, counters, and general state machines
- D flip-flop outputs are available to AND-OR array whether or not O1-O8 three-state drivers are enabled
	- Internal flip-flops can go to a next state that is a function of current state even when O1-O8 outputs are disabled

- Many applications require combinational as well as sequential PLD outputs
	- There are a few variants of PAL16R8 without D flip-flops on some output pins
- \bullet PAL16R6
	- It has only six registered outputs
	- Two pins, IO1 and IO8, are bidirectional
		- They serve both as inputs and as combinational outputs with separate 3-state enables
	- Possible inputs to AND-OR array are eight primary inputs (11-18), six D flip-flop outputs, and two bidirectional pins (IO1, IO8)

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 27 / 63

- GAL16V8 electrically erasable PLD
	- Two "architecture-control" fuses are used to select among three basic configurations of this device
		- 1 16V8C ("complex") configuration, which was introduced in combinational section before
		- 2 16V8S ("simple") configuration, which provides a slightly different combinational logic capability
		- 3 16V8R ("registered") configuration, which allows a flip-flop to be provided on any or all of outputs

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **29 / 63**

\bullet In Fig. 15

- Circuitry inside each dotted box is called an **output logic macrocell**
- Each macrocell may be individually configured to bypass flip-flop to produce a combinational output
- It is possible to program the device to have any set of registered and combinational outputs, up to eight total

mbinational.
 DO NOTE: $\frac{1}{2}$ **DO NOTE:** $\frac{1}{2}$ **DO NOTE:** $\frac{1}{2}$ **DO** $\frac{1}{2}$ **DO** $\frac{1}{2}$ **DO** $\frac{1}{2}$ **DO** $\frac{1}{2}$ **D** $\frac{1}{2}$ **D** $\frac{1}{2}$ **D** $\frac{1}{2}$ **D** $\frac{1}{2}$ **D** $\frac{1}{2}$ **D** $\frac{1}{2}$ combinational.

Sequential PLDs: Sequential GAL Devices a PLD programming language such as ABEL.

Figure 8-23 Output logic macrocells for the 22V10: (a) registered; (b) combinational.

Figure 18 : Output logic macrocells for the 22V10: (a) registered; (b) combinational.

 \bullet 22V10

- It does not have "architecture control" bits like 16V8's, but it can realize any function that is realizable with a 16V8, and more
- Each output logic macrocell is configurable to have a register or not
- A single product term controls output buffer
- Every output has at least eight product terms available
	- More product terms are available on inner pins, with 16 available on each of two innermost pins

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **32 / 63**

\bullet 22V10

- Clock signal on pin 1 is also available as a combinational input to any product term
- A single product term is available to generate a global, asynchronous reset signal that resets all internal flip-flops to 0
- A single product term is available to generate a global, synchronous preset signal that sets all internal flip-flops to 1 on rising edge of clock
- It has programmable output polarity
	- However, in registered configuration, polarity change is made at output of D flip-flop. This affects details of programming when polarity is changed but does not affect overall capability of 22V10

Counters **DO NOTE:**
DO NOTE:
DO NOTE: DO NOTE: D

- A **counter** is a clocked sequential circuit whose state diagram contains
a single cycle
Modulus of a counter is the number of states in the cycle
A sounter with m states is **module** m sounter as a divide by m a single cycle **8.4 Counters**
- **Modulus** of a counter is the number of states in the cycle
- A counter with *m* states is **modulo-m counter** or a **divide-by-m** counter is the number of states in the cycle. A counter with \sim *modulus*
- The most commonly used counter type is an **n-bit binary counter** • It has *n* flip-flops and 2^n states A Counter with *m* states is **modulo-in Counter** or a **divide-by-in**
 Counter

The most commonly used counter type is an **n-bit binary counter**

• It has *n* flip-flops and 2^n states **•** The most commonly used counter type is an **n-bit binary counter**

Figure 19: General structure of a counter's state diagram—a single cycle.

Counters: Ripple Counters

- \bullet An *n*-bit binary counter can be constructed with just *n* flip-flops
- In Fig. 20, each bit of counter toggles if and only if the immediately preceding bit changes from 1 to 0
	- This corresponds to a normal binary counting sequence
- When a particular bit changes from 1 to 0, it generates a carry to next most significant bit

DO NOTE THE PROPERTIES A 4-bit binary ripple counter.
Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Figure 20: A 4-bit binary ripple counter.

Such a counter has *n* flip-flops and has 2*n* states, which are visited in the Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 35 / 63

Counters: Synchronous Counters

- A ripple counter requires fewer components than any other type of binary counter
	- But it is slower than any other type of binary counter
- \bullet A synchronous counter uses T flip-flops with enable inputs

Synchronous 4-bit binary counter with serial enable logic.
Sil Design of Digital Systems II Fall, 2014 36 / 63 As shown in Figure 8-28, it is also possible to provide a master count-Figure 21: A synchronous 4-bit binary counter with serial enable logic.

Counters: Synchronous Counters

\bullet In Fig. 21

All of flip-flop clock inputs are connected to same common CLK signal

All of flip-flop outputs change at same time

- CNTEN is a master count-enable signal
- Each T flip-flop toggles if and only if CNTEN is asserted and all of lower-order counter bits are 1
- It is called a **synchronous serial counter** because combinational enable signals propagate serially from least significant to most significant bits
- If clock period is too short, there may not be enough time for a change in counter's LSB to propagate to MSB
- This problem is eliminated in synchronous parallel counters
- A synchronous parallel counter is the fastest binary counter structure

Counters: Synchronous Counters and dedicated a single level of logic. **OUTER SECTIONS** *p*arallel counters is the fastest binary counters structure.

Figure 22: A synchronous 4-bit binary counter with parallel enable logic.

Counters: MSI Counters and Applications The most popular MSI counter is the *74x163,* a synchronous 4-bit binary counter

74x163

The most popular MSI counter is 74 $\times 163$, a synchronous 4-bit binary counter with active-low load and clear inputs s and Applications
_{Inter is 74×163, a synchronous 4-bit binary
_{Id and clear inputs}}

CLR_L LD_L ENT ENP QD QC QB QA QD[∗] **QC**[∗] **QB**[∗] **QA**[∗] **Figure 8-30** Figure 23: Traditional logic symbol for the 74x163.

Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 **39 / 63**

Design of Digital Systems II Conserved Fall, 2014 **39 / 63**

 1 an, 2017 $35/03$

Table 4: State table for a 74x163 4-bit binary counter.

Inputs					Current State				Next State			
CLR _{-L}	LD_L	ENT	ENP	QD	QC	QB	QA	QD*	QC*	QB*	QA*	
Ω	\times	\times	\times	\times	\times	X	\times	Ω	Ω	Ω	Ω	
1	0	\times	\times	X	X	\times	X	D	C	B	A	
1	1	Ω	\times	X	X	X	X	QD	QC	QB	QA	
	1	\times	$\mathbf 0$	X	X	X	X	QD	QC	QB	QA	
	1	1	1	Ω	Ω	Ω	$\mathbf 0$	Ω	Ω	Ω	1	
1	1	1	1	Ω	0	Ω	1	Ω	Ω	1	Ω	
1	1	1	1	Ω	Ω	1	$\mathbf 0$	Ω	Ω	1	1	
	1	1	1	Ω	Ω	1	1	⁰	1	Ω	n	
1	1	1	1	Ω	1	Ω	$\mathbf 0$	Ω	1	Ω	1	
1	1	1	1	Ω	1	Ω	1	0	1	1	U	
1	1	1	1	Ω	1	1	$\mathbf 0$	Ω	1	1	1	
	1	1	1	Ω	1	1	1	1	0	Ω	n	
1	1	1	1	1	Ω	Ω	$\mathbf 0$	1	Ω	Ω	1	
1	1	1	1	1	Ω	Ω	1	1	0	1	O	
	1	1	1	1	Ω	1	0	1	Ω	1		
	1	1		1	Ω	1	1		1	Ω	n	
1	1	1	1	1	1	Ω	$\mathbf 0$		1	Ω		
1	1	1	1	1	1	Ω	1	1	1	1	n	
	1	1		1	1	1	Ω			1		
	1	1			1	$\mathbf{1}$	1	0	Ω	Ω	O	

Section 8.4 Counters 599

Examples

liagram for the 74x163 synchronous 4-bit b
 DOC for a standard 16 pin dual in line packs Figure 24: Logic diagram for the 74x163 synchronous 4-bit binary counter, including pin numbers for a standard 16-pin dual in-line package.

\bullet 74 \times 163

- \bullet It uses D rather than T flip-flops to facilitate load and clear functions
- Each D input is driven by a 2-input multiplexer consisting of an OR gate and two AND gates
- Multiplexer output is 0 if CLR L input is asserted, otherwise, top AND gate passes data input (A, B, C, or D) to output if LD L is asserted
- If neither CLR_L nor LD_L is asserted, bottom AND gate passes output of an XNOR gate to multiplexer output
- XNOR gates perform counting function
	- One input of each XNOR is the corresponding count bit (QA, QB, QC, or QD)
	- Other input is 1, which complements count bit, if and only if both enables ENP and ENT are asserted and all of lower-order count bits are 1
- RCO (ripple carry out) signal indicates a carry from most significant bit position

It is 1 when all of count bits are 1 and ENT is asserted

Even though most MSI counters have enable inputs, they are often used in a free-running mode in which they are enabled countinuously

Figure 25: Connections for the 74x163 to operate in a free-running mode.

Counters: MSI Counters and Applications ounters: MSI Counters and Applications
——————————————————— a *free-running* mode in which they are enabled continuously. Figure 8-32 shows the counters and Applications to make a 163 resulting output waveforms. Notice that starting with QA, each signal has half *free-running counter*

Fig. 26 shows resulting output waveforms for a free-running '163 resulting output waveforms for a free-running $\,$ 103 $\,$

- Starting with QA, each signal has half frequency of preceding one
- Fig. 26 shows resulting output waveforms for a free-running '163

 Starting with QA, each signal has half frequency of preceding one

 A free-running '163 can be used as a divide-by-2, -4, -8, or -16 counter,

by ignorin by ignoring any unnecessary high-order output bits 163 can be used as a divide by 9 100 or 16 securitor; $\frac{1}{2}$ to can be ased as a annue by ϵ , ϵ , ϵ , ϵ , or to counter,

- '163 is fully synchronous
	- Its outputs change only on rising edge of CLK
	- 74x161 has same pinout but provides an asynchronous clear function; its CLR L input is connected to asynchronous clear inputs of its flip-flops
- 74x160 and 74x162 have same pinouts and functions as '161 and '163
	- Except that counting sequence is modified to go to state 0 after state 9
	- These are modulo-10 counters, called decade counters

Counters: MSI Counters and Applications **D** NOTE COUNTER SAND Applications α rc: MSI Counters and Annlications output to control and reportations

- In Fig. 27, although QD and QC outputs have one-tenth of CLK
frequency, they do not have a 50% duty cycle
'163 is a modulo-16 counter, but it can be made to count in a
modulus less than 16 frequency, they do not have a 50% duty cycle
- '163 is a modulo-16 counter, but it can be made to count in a modulus less than 16 $\frac{1}{2}$ a modulus 16 counter, but it can be made to count in a $\frac{1}{10}$ sequence. For example, $\frac{1}{10}$ shows one way of using the '153 shows one way of using the '163 shows one way of
	-

Figure 28: Using the 74×163 as a modulo-11 counter with the counting sequence $5, 6, \ldots, 15, 5, 6, \ldots$

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **46 / 63**

- Fig. 28 shows one way of using '163 as a modulo-11 counter
	- RCO output, which detects state 15, is used to force next state to 5
	- Circuit counts from 5 to 15, for a total of 11 states per counting cycle
- Fig. 29 shows a different approach for modulo-11 counting with '163

Figure 29: Using the 74x163 as a modulo-11 counter with the counting sequence $0, 1, 2, ..., 10, 0, 1, ...$
Moslem Amiri, Václav Přenosil Design of Digital Systems II Fall, 2014 Figure 29: Using the 74x163 as a modulo-11 counter with the counting $\frac{1}{2}$ sequence $0, 1, 2, \ldots, 10, 0, 1, \ldots$.

Moslem Amiri, Václav Přenosil **Design of Digital Systems II** Fall, 2014 **47 / 63**

- \bullet In general, to detect state N in a binary counter that counts from 0 to N, we need to AND only state bits that are 1 in binary encoding of N
- **Excess-3 code** word for each decimal digit is the corresponding BCD code word plus $0011₂$
	- Because excess-3 code words follow a standard binary counting sequence, standard binary counters can easily be made to count in excess-3 code

Decimal digit	BCD (8421)	Excess-3
0	0000	0011
1	0001	0100
$\overline{2}$	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
q	1001	1100

Table 5: Decimal codes.

Counters: MSI Counters and Applications only the state bits that are 1 in the binary encoding of *N*.

In Fig. 30, a NAND gate detects state 1100 and forces 0011 to be loaded as next state 8.25 another example, in the application. As another example, in the application. • In Fig. 30, a NAND gate detects state 1100 and forces 0011 to loaded as next state 30, a NAND gate detects state 1100 and forces 0011 to be

Figure 30: A 74x163 used as an excess-3 decimal counter.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **49 / 63**

 \bullet In Fig. 31, Q3 output has a 50% duty cycle, which may be desirable for some applications

Figure 31: Timing waveforms for the '163 used as an excess-3 decimal counter.

Counters: MSI Counters and Applications **DO NOT COPY IN THE COPY OF COPY IS A REPORT OF COPY OF COPY OF COPY OF COPY OF COPY OF COPY OF COPY** 344483 shows the general connections for such a connections for such a connections for such a connections \sim

- A binary counter with a modulus greater than 16 can be built by cascading $74\mathrm{x}163$ s as in Fig. 32 unters: WSI Counters and Applications
A binary counter with a modulus greater than 16 can be built by
cascading 74x163s as in Fig. 32 CLK, CLR_L, and LD_L inputs of all the '163s are connected in parallel, so that \bullet A binary counter with a modulus greater than 10 can be
	- \bullet In Fig. 32, RCO4 output is asserted if and only if low-order '163 is in state 15 and CNTEN, master count-enable, is asserted
	- Scheme of Fig. 32 can be extended to build a counter with any desired **Figure 8-39** General cascading connections for θ and 74x163 θ • In Fig. 32, RCO4 output is asserted if and only if low-order '163 is in state 15 *and* CNTEN, master count-enable, is asserted • Scheme of Fig. 32 can be extended to build a counter with any desired number of bits care is and the master count-enable ripple from the master of output of one of \sim

Copyright © 1999 by John F. Wakerly Copying Prohibited Figure 32: General cascading connections for 74x163-based counters.

Counters: MSI Counters and Applications **DO NOT COPY IS A REPORT OF A**

Figure 33: Using 74x163s as a modulo-193 counter with the counting sequence $63, 64, \ldots, 255, 63, 64, \ldots$

Moslem Amiri, Václav Přenosil [Design of Digital Systems II](#page-0-0) Fall, 2014 52 / 63

- Fig. 33
	- It is a modulo-193 counter that counts from 63 to 255
	- MAXCNT output detects state 255 and stops counter until GO L is asserted
	- When GO₋L is asserted, counter is reloaded with 63 and counts up to 255 again
		- Value of GO L is relevant only when counter is in state 255
	- To keep counter stopped, MAXCNT must be asserted in state 255 even while counter is stopped
		- In Fig. 24, both ENP and ENT enable inputs must be asserted for counter to count. However, ENT goes to ripple carry output as well
		- Therefore, in Fig. 33, low-order counter's ENT input is always asserted, its RCO output is connected to high-order ENT input, and MAXCNT detects state 255 even if CNTEN is not asserted
	- To enable counting, CNTEN is connected to ENP inputs in parallel
	- A NAND gate asserts RELOAD L to go back to state 63 only if GO L is asserted and counter is in state 255

Counters: MSI Counters and Applications Counters: MSI Counters and Applic **Figure 8.** Figure counting

 \bullet Another counter with functions similar to 74x163's is 74x169

- '169 is an up/down counter
- It counts in ascending or descending binary order depending on value of \bullet it counts in ascending \bullet an input signal, UP/DN • Another counter with functions similar to
• The B is an **up/down counter**
• It counts in ascending or descending bina
• an input signal LIP/DN
- o '169 counts up when UP/DN is 1 and down when UP/DN is 0 $\frac{1}{2}$ **counts up** me

Figure 34: Logic symbol for the 74x169 up/down counter.

Moslem Amiri, Václav Přenosil
Design of Digital Systems Notice that the decoder outputs may contain "glitches" on state transitions Moslem Amiri, V´aclav Pˇrenosil Design of Digital Systems II Fall, 2014 54 / 63

Counters: Decoding Binary-Counter States Counters, Decoding Dinory Counter States counters. Decounter binary-counter states. Figures

- \bullet A binary counter may be combined with a decoder to obtain a set of 1-out-of-m-coded signals, where one signal is asserted in each counter state A binary counter may be combined with a decoder to obtain a set of 1-out-of-m-coded signals, where one signal is asserted in each counter state

• This is useful when counters are used to control a set of devices where a Notice that the decoder of the decoder to optimal and state the decoder of the state transitions 1 -out-of-m-coded signals, where one signal is asserted in each counter f_{13} does not have an in a synchronous counter like any static hara-distribution counter like f_{14}
- This is useful when counters are used to control a set of devices where a different device is enabled in each counter state • I fils is useful when counters are used to control a set of devices where a

Figure 35: A modulo-8 binary counter and decoder.

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **55 / 63**

Counters: Decoding Binary-Counter States 606 Chapter 8 Sequential Logic Design Practices

Design of Digital Systems II Fall, 2014 **56 / 63**

Counters: Decoding Binary-Counter States

• Fig. 36

- Decoder outputs may contain glitches on state transitions where two or more counter bits change, even though '163 outputs are glitch free and '138 does not have any static hazards
- In a synchronous counter like '163, outputs don't change at exactly the same time
	- Also, multiple signal paths in a decoder like '138 have different delays
	- E.g., path from B to Y1 L is faster than path from A to Y1 L
	- Thus, even if input changes simultaneously from 011 to 100, decoder may behave as if input were temporarily 001, and Y1 L output may have a glitch
- In most applications, decoder output signals are used as control inputs to registers, counters, and other edge-triggered devices
	- In such a case, decoding glitches are not a problem
	- They occur after clock tick
- Glitches would be a problem if they were applied to something like inputs of an $\overline{S} - \overline{R}$ latch

Counters: Decoding Binary-Counter States

- One way to clean up glitches in Fig. 36 is to connect '138 outputs to another register that samples stable decoded outputs on next clock tick
	- A less costly solution is to use an 8-bit "ring counter" which provides glitch-free decoded outputs directly

DO N[OT C](#page-0-0)OPY A modulo-8 binary counter and decoder with glitch-free outputs. A modulo-8 binary counter and decoder with glitch-free outputs. Figure 37:

8.4.5 Counters In Amiri, Václav Přenosil Counters in Abelie Design of Digital Systems II Fall, 2014 58 / 63

Counters in Verilog

Table 6: Verilog module for a 74x163-like 4-bit binary counter.

```
module Vr74x163( CLK, CLR_L, LD_L, ENP, ENT, D, Q, RCO );
  input CLK, CLR_L, LD_L, ENP, ENT;
  input [3:0] D;
  output [3:0] Q;
  output RCO:
  reg [3:0] Q;reg RCO;
  always @ (posedge CLK) // Create the counter f-f behavior
                                                                                \frac{74 \times 163}{2 \times 2 \times 164}<br>O CLR<br>O LD
                                                                                   74x163
    if (CLR_L == 0)0 \leq 4'b0:
                                                                                 2
                                                                                  CLK
    else if (LD L == 0)0 \leq D:
                                                                                1
9
                                                                                  CLR
LD
    else if (KNT == 1) & (KNP == 1) Q <= Q + 1;
    else
                                            0 \leq 0:
                                                                                \frac{7}{10}ENP<br>
B<br>
DOM<br>
B<br>
DOM<br>
DOM
                                                                                  ENP
ENT
  always @ (Q or ENT) // Create RCO combinational output
                                                                                 3
4
                                                                                           14
                                                                                       QA
                                                                                  A
B
                                                                                           13
                                                                                       QB
    if (KNT == 1) & (Q == 4'd15) RCO = 1;
                                                                                 5
6
                                                                                           12
                                                                                       QC
                                                                                  C
D
    else
                                             RCO = O:QD
                                                                                           11
                                                                                D QD <sup>15</sup>
endmodule
                                                                                      RCO
```
• In Tab. 6, usual state-machine coding style is not used

B block with Since next-state logic is simple, it is put in the same always block with the edge-triggered flip-flop behavior

Moslem Amiri, Václav Přenosil **[Design of Digital Systems II](#page-0-0)** Fall, 2014 **59 / 63**

 $^{\prime}$

Counters in Verilog

Table 7: Verilog code for a 74x162-like 4-bit decimal counter.

Counters in Verilog

Table 8: Verilog code for the excess-3 decimal counting sequence.

598 Chapter 8 Sequential Logic Design Practices

Sounters in Verilog asserted, the low-order counter's ENT in **DO NOTE:**
The Note of Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyrigh
The Note of Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyrigh stopped, MAXCNT must be asserted in state 255 even while the counter is RCO output is connected to the high-order ENT input, and MAXCNT detects

Table 9: Verilog code for a 74x169-like 4-bit up/down counter.

References

John F. Wakerly, Digital Design: Principles and Practices (4th Edition), PRENTICE HALL, 2005.