BRIM, Luboš, Tomáš VEJPUSTEK, David ŠAFRÁNEK and Jana FABRIKOVÁ. Robustness Analysis for Value-Freezing Signal Temporal Logic. In Proceedings HSB 2013. Neuveden: Neuveden. p. 20-36. ISSN 2075-2180. doi:10.4204/EPTCS.125. 2013.
Other formats:   BibTeX LaTeX RIS
Basic information
Original name Robustness Analysis for Value-Freezing Signal Temporal Logic
Authors BRIM, Luboš (203 Czech Republic, belonging to the institution), Tomáš VEJPUSTEK (203 Czech Republic, belonging to the institution), David ŠAFRÁNEK (203 Czech Republic, guarantor, belonging to the institution) and Jana FABRIKOVÁ (203 Czech Republic, belonging to the institution).
Edition Neuveden, Proceedings HSB 2013, p. 20-36, 17 pp. 2013.
Publisher Neuveden
Other information
Original language English
Type of outcome Proceedings paper
Field of Study 10201 Computer sciences, information science, bioinformatics
Country of publisher Czech Republic
Confidentiality degree is not subject to a state or trade secret
Publication form electronic version available online
WWW URL
RIV identification code RIV/00216224:14330/13:00066573
Organization unit Faculty of Informatics
ISSN 2075-2180
Doi http://dx.doi.org/10.4204/EPTCS.125
Keywords in English Signal Temporal Logic; robustness; monitoring; systems biology
Tags International impact, Reviewed
Changed by Changed by: RNDr. Pavel Šmerk, Ph.D., učo 3880. Changed: 24/4/2014 19:01.
Abstract
In our previous work we have introduced the logic STL*, an extension of Signal Temporal Logic (STL) that allows value freezing. In this paper, we define robustness measures for STL* by adapting the robustness measures previously introduced for Metric Temporal Logic (MTL). Furthermore, we present an algorithm for STL* robustness computation, which is implemented in the tool Parasim. Application of STL* robustness analysis is demonstrated on case studies.
Links
EE2.3.20.0256, research and development projectName: Vytvoření výzkumného týmu a mezinárodního konzorcia pro počítačový model buňky sinice
GAP202/11/0312, research and development projectName: Vývoj a verifikace softwarových komponent v zapouzdřených systémech (Acronym: Components in Embedded Systems)
Investor: Czech Science Foundation
PrintDisplayed: 19/4/2024 15:25