Závěrečná práce: Maruthi Gillela: Parallelization of brute force attack on MD5 hash algorithm in FPGA
Diplomová práce
Parallelization of brute force attack on MD5 hash algorithm in FPGA
Anotace
FPGA implementation of MD5 hash algorithm is faster when compared to software implementation, but brute-force attack on MD5 still needs 2^(128) iterations theoretically. This work will explore the possibilities of improving the speed of brute-force attack on FPGA implementation of MD5 algorithm. The student will propose a design/method in FPGA to parallelize the search for a password that was hashed …více
Abstract
FPGA implementation of MD5 hash algorithm is faster when compared to software implementation, but brute-force attack on MD5 still needs 2^(128) iterations theoretically. This work will explore the possibilities of improving the speed of brute-force attack on FPGA implementation of MD5 algorithm. The student will propose a design/method in FPGA to parallelize the search for a password that was hashed …více
Zadání práce
The student will propose a design/method in FPGA to parallelize the search for a password that was hashed with the MD5 algorithm.
The student will then implement the proposed design in an FPGA. As a proof of concept the student will then demonstrate the result for various password lengths suitable to run within reasonable amount of time, and compare performance with the sequential implementation of brute force attack in an FPGA as well as on a PC.
22. 12. 2018 16:22, prof. Ing. Václav Přenosil, CSc., učo 169249
- Zadáno/změněno 5. 2. 2019 10:51, Helena Kryštofová
- Záznam založen 21. 11. 2017 13:47, Jana Zemanová, učo 9619
- Zveřejnit od 13. 12. 2018 14:56, Helena Kryštofová
- Práce převzata 13. 12. 2018 14:56, Helena Kryštofová
Přílohy
conference_VLSID_2019_presentation.pptx
Vedoucí
Práce na příbuzné téma
Seznam prací, které mají shodná klíčová slova.
-
Akcelerace procesu verifikace pomocí grafické karty
Mgr. Tomáš Lamr, učo 140423 -
Stavba SBVH na grafickém hardware
Mgr. Radek Stibora -
Akcelerace inter-frame predikce standard H.265 na masivně paralelních GPU architekturách
Mgr. Vojtěch David -
Akcelerace algoritmů zpracování hyperspektrálních dat
Mgr. Roman Orlíček -
Acceleration of image processing algorithms for single particle analysis by electron microscopy
RNDr. David Střelák, Ph.D. -
GPU-based Ray Casting for Similarity Measurement of 3D Faces
Bc. Pavol Kyčina -
Dynamic autotuning of SpMV kernel in CUSP library
Mgr. František Bráblík, učo 469074 -
Using low cost FPGAs for realtime video processing
Mgr. Filip Roth, učo 150871




